[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

for_decl_fix.diff

Byron Bradley, 01/19/2010 08:20 pm

Download (843 Bytes)

b/src/verilog.y
2042 2042
// "datatype id = x {, id = x }"  |  "yaId = x {, id=x}" is legal
2043 2043
for_initialization<nodep>:	// ==IEEE: for_initialization + for_variable_declaration + extra terminating ";"
2044 2044
	//			// IEEE: for_variable_declaration
2045
		data_type idAny/*new*/ '=' expr ';'
2046
			{ VARDTYPE($1);
2047
			  $$ = VARDONEA(*$2,NULL,NULL);
2048
			  $$->addNext(new AstAssign($3,new AstVarRef($3,*$2,true),$4));}
2045
		varRESET data_type idAny/*new*/ '=' expr ';'
2046
			{ VARDTYPE($2);
2047
			  $$ = VARDONEA(*$3,NULL,NULL);
2048
			  $$->addNext(new AstAssign($4,new AstVarRef($4,*$3,true),$5));}
2049 2049
	|	varRefBase '=' expr ';'			{ $$ = new AstAssign($2,$1,$3); }
2050 2050
	//UNSUP: List of initializations
2051 2051
	;