[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Allowing auto-output to propagate up even though it's used internally

Added by Venks I 3 months ago

I've searched and not found the answer to this. I have signals which are passed between blocks but also need to go out as outputs to higher levels. I rely heavily on verilog-auto to get things right. My current workaround is to define a new module, which takes the input and generates two outputs, one for the internal use and one for the export. But that isn't by any standard an elegant solution, I end up defining "misc" modules at each level of the hierarchy.

I am hoping that there is a switch that you can pass to AUTO_TEMPLATE to force some signals to propagate into the AUTO_TEMPLATE even if they are used as inputs in other AUTOINST'ed blocks.

Thanks


Replies (1)

RE: Allowing auto-output to propagate up even though it's used internally - Added by Wilson Snyder 3 months ago

Sorry, but there isn't a way to do this now. The intent is that if you have a signal like that, then you should simply plop down the "output" for those signals yourself.

(1-1/1)