[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Adding keywords to be auto indented

Added by rahul ramaswami about 1 year ago

Hi,

I am trying to figure out how to add a block which will auto indent:

extends yy(xx); ... ... endextends

as of now, it i just like this:

extends yy(xx); ... ... endextends

I tried adding it in places which seemed right in verilog-mode.el, but it didnt work.

Any help would be appreciated.

Thanks,

Rahul


Replies (2)

RE: Adding keywords to be auto indented - Added by rahul ramaswami about 1 year ago

currently like this:

extends yy(xx)

...

...

endextends

want it like this :

extends yy(xx)

   ...

   ...

endextends

RE: Adding keywords to be auto indented - Added by Wilson Snyder about 1 year ago

There's no magic; hunting for all of the "module" words should do it. Note though there are a few places where endmodule is treated as two parts of a regexp, like line 3613. We probably should clean those up.

BTW also change the verilog-mode-version, and make sure that after restarting emacs/reloading the file M-x describe-variable verilog-mode-version shows the change; maybe you're just not getting the code you think you are.

(1-2/2)