[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Is it possible to output all flip flop enable terms?

Added by Shareef Jalloq almost 2 years ago

Hey there,

I've had a look through the documentation and just wanted to check that I haven't missed the relevant text. Is it possible for Verilog-Perl to output a list of all the clock enable terms feeding flip flops throughout a netlist?

Thanks, Shareef.


Replies (1)

RE: Is it possible to output all flip flop enable terms? - Added by Wilson Snyder almost 2 years ago

You'd need to write code; it doesn't know what flops are. That's probably a better query for your timing tool.

(1-1/1)