[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Reg: *.vh

Added by Prabhu Kamalanathan about 2 years ago

This package ( Verilog::Parser ) can parse the vhdl source file?

Regards, Prabhu


Replies (1)

RE: Reg: *.vh - Added by Wilson Snyder about 2 years ago

It's not VHDL-Perl, sorry.

(1-1/1)