Forums » General »
Added by Prabhu Kamalanathan about 2 years ago
This package ( Verilog::Parser ) can parse the vhdl source file?
Regards, Prabhu
It's not VHDL-Perl, sorry.
(1-1/1)