[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Running verilator continuosly

Added by Jakob Eriksson about 2 years ago

Hello!

I am new to Verilator. I wonder, is it possible to

1) Run verilator without letting it exit? (Until killing it.) 2) Connect an output or input to some kind of signalling mechanism in Linux? (Or a socket.) I am planning on using it to map binary inputs/outputs to the parallell port (or similar) on a PC, thus using the PC as a kind of "gigantic FPGA".

What do you think?

regards, Jakob


Replies (1)

RE: Running verilator continuosly - Added by Wilson Snyder about 2 years ago

I think you mean run the verilated code forever (IE the generated C code)?

Yes, that's totally up to you, as you have control over the main loop. If you follow the examples it will only exit on a $finish or $stop, so just don't use those in your Verilog, or override the vl_finish and vl_stop C functions and it won't even stop with those.

Sounds like an interesting project, I'd like to hear back how it goes!

(1-1/1)