[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Code coverage in --cc mode

Added by John Li 10 months ago

Hi, I am new to the veripool tools. Just managed to get --cc, --sp and --sc modes working with C++ and SystemC testbenches. What I found is that --coverage is not supported in --cc and --sc for some reason, and going through --sp means I always end up with a SystemC module. Is there a way to enable coverage without wrapping the design in SystemC?

I've been looking into free simulation tools for SV/SC/UVM/VMM for a while, keeping RTL in Verilog. The choice kind lands between Verilator+SystemC and Verilator+Teal/Truss, leaning towards Teal/Truss because SystemC's future is in question. So I hope to see independent coverage support.

It will be another story if Verilator compiles SystemVerilog and UVM libs, let's hope it will happen. (Large designs are mostly moved to V/SV + UVM/VMM, hope verilator become an alternative soon.)


Replies (4)

RE: Code coverage in --cc mode - Added by Wilson Snyder 10 months ago

Presently coverage is always in sp, as that's where it was initially needed to live with functional coverage in SystemPerl. There's no technical reason why it can't be fixed; I can look at it and/or provide pointers to how to do it.

I don't think SystemC is going to die soon as a transactional system language, though the verification use is certainly being replaced. Teal/Truss are certainly good too.

Supporting SV enough to run UVM is an eventual goal, but years away unless a large community force comes together; SV is just too big of a mishmashed language to easily knock off.

RE: Code coverage in --cc mode - Added by John Li 10 months ago

Thanks for the reply, looks like we might stay with SysC and do what we can do with a small team.

I do hope SystemC gain popularity after Accellera/OSCI merge (HOW?). Tried a not-working UVM port for SystemC and may also try a not-working VMM port for SystemC.

RE: Code coverage in --cc mode - Added by Wilson Snyder 10 months ago

Best of luck; BTW I just pushed a new version that doesn't require --sp for coverage, it was easier than I thought.

RE: Code coverage in --cc mode - Added by John Li 10 months ago

Excellent! Thanks a tone, will try it now.

(1-4/4)