[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

AUTOINIT handles sc_signal

Added by cy wang about 1 year ago

Module.pm c210c210 } $self->ports) { } $self->nets) {


Replies (2)

RE: AUTOINIT handles sc_signal - Added by cy wang about 1 year ago

Module.pm
c210c210
-                  } $self->ports) {
+                  } $self->nets) {

RE: AUTOINIT handles sc_signal - Added by Wilson Snyder about 1 year ago

I think I see what your after, but you will find this will break the tests as not all signals have to be SystemC signals. The fix is the parser will have to indicate what's a systemc signal or not.

(1-2/2)