[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Verilator Performance

Added by Amir Gonnen about 2 years ago

Hi, We are using VTOC today and we are evaluating migration to Verilator. The main issue seems to be performance. We found out on our tests (what was already known from the wiki) that VTOC is about 2-4 times faster. Are there any plans to improve Verilator's performance? Thanks,

Amir


Replies (1)

RE: Verilator Performance - Added by Wilson Snyder about 2 years ago

I don't know much about VTOC except for that result.

There's always things to improve performance, but I'm not sure of anything general that would make Verilator 4x slower, nor the converse - anything that could make it that much faster maybe even with a complete redesign. However, there could easily be design specific issues that yield 4x differences.

  • Did you follow the benchmarking guidelines in the manual? (Esp no UNOPTFLAT and -O2)
  • Using prof-cfuncs, what shows up as being the critical verilog code, and what % of the time is it using?
  • Can you run with --stats, and filter the __stats file from any company specifics and post it?

(1-1/1)