[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Forums » Development »

Bidirectional arrayed ports

Added by Chandan Egbert 11 months ago

Is there any plan to support bidirectional arrayed ports? Currently, Verilator complains that bidirectionals must be simple ports.


Replies (2)

RE: Bidirectional arrayed ports - Added by Wilson Snyder 10 months ago

I pinged Lane Brooks who handles that code, but think he's on vacation.

RE: Bidirectional arrayed ports - Added by Lane Brooks 10 months ago

Chandan,

While it is in the plans to support bidirectional arrayed ports, it is not currently scheduled. Sorry.

(1-2/2)