[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Issue #177

ContAssign verilog_text forget verilog separator

Added by Nicolas WILHELM about 2 years ago. Updated about 2 years ago.

Status:Closed Start date:11/09/2009
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:-
Target version:-

Description

Hello,

Reading and writting following verilog statement : assign toto = 1'b0 ;

lead to statement where ';' is missing in output file : assign toto = 1'b0

verilog_text method in ContAssign should print the ';' verilog separator as well.

Regards

History

Updated by Wilson Snyder about 2 years ago

  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

Sorry about that, I had a test but didn't look at the output well enough.

Fixed in git for next release, 3.222.

Updated by Wilson Snyder about 2 years ago

  • Status changed from Resolved to Closed

In 3.222.

Also available in: Atom