[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Issue #187

SV unrecognised syntax #2

Added by vesselin kavalov over 2 years ago. Updated over 2 years ago.

Status:Closed Start date:11/16/2009
Priority:Normal Due date:
Assignee:- % Done:

0%
Category:-
Target version:-

lsi_fpx_minimal.v (408 Bytes) vesselin kavalov, 11/16/2009 09:58 pm

History

#1
Updated by Wilson Snyder over 2 years ago

  • Status changed from New to AskedReporter

This works for me, are you trying the git version?

#2
Updated by Wilson Snyder over 2 years ago

  • Status changed from AskedReporter to Closed

Tried the old version, this is a duplicate of bug183.

Also available in: Atom