[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issue #206

Support multi-dimensional packed arrays of wires

Added by Byron Bradley over 3 years ago. Updated over 3 years ago.

Status:Closed Start date:01/19/2010
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:Unsupported
Target version:-

Description

reg [1:0][1:0][1:0] works but wire [1:0][1:0][1:0] doesn't. A patch is attached to show this in t/t_mem_packed and it has been tested on another simulator.

packed_wires_test.diff (1 kB) Byron Bradley, 01/19/2010 08:35 pm

History

Updated by Wilson Snyder over 3 years ago

  • Status changed from New to Closed
  • Assignee set to Wilson Snyder

Fixed in git; thanks for the testcase.

Also available in: Atom