[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issue #24

synopsys translate_off and synopsys translate_on

Added by cy wang almost 5 years ago. Updated almost 5 years ago.

Status:WillNotFix Start date:07/22/2008
Priority:Low Due date:
Assignee:- % Done:

0%

Category:-
Target version:-

Description

//synopsys translate_off
     non-synthesizable code
//synopsys translate on

I comment this region by hand.
If verilator can automatically do it, It will reduce manual effort.

History

Updated by Wilson Snyder almost 5 years ago

  • Status changed from New to WillNotFix

Absolutely not for religious reasons. translate_offs are horrors and I'm not going to encourage them; you should be using ifdefs instead. See for example my paper http://www.veripool.org/papers/TenIPEdits_SNUGBos07_paper.pdf

Also available in: Atom