[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Issue #289

incorrect source file name in error message after include

Added by Brad Parker over 1 year ago. Updated over 1 year ago.

Status:Closed Start date:09/28/2010
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:Parser
Target version:-

Description

I have some, ahem, top level .v files which include other .v files

I noticed that if there is a syntax error in one of the included .v files, verilator gets confused about which source file the error is in. The line number appears correct, however.

I made a simple example project which show this (included in the tar file)

I'll try and track it down at some point and post diffs.

verilator reports it's version as: Verilator 3.803 2010/07/10 rev verilator_3_802-9-g5e4ca4b

bug.tar.gz - example of filename bug (79.2 kB) Brad Parker, 09/28/2010 01:00 pm

History

Updated by Wilson Snyder over 1 year ago

  • Category set to Parser
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

If you run with -E, it'll show the preprocessed source, which shows the problem.

I'm pretty sure that's due to a recent change that was pulled from Verilog-Perl... yup.... Fixed in git.

Updated by Wilson Snyder over 1 year ago

  • Status changed from Resolved to Closed

In 3.304.

Also available in: Atom