[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issue #304

What can cause: Internal Error: Non-cutable edge forms a loop

Added by Marta Stepniewska over 2 years ago. Updated over 1 year ago.

Status:Closed Start date:11/19/2010
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:TranslationError
Target version:-

Description

I've verilated my design using options: -Wno-WIDTH -Wno-CASEINCOMPLETE -Wno-CASEX -Wno-MULTIDRIVEN If ignoring those warnings may cause "Internal Error" occuring first of all errors?

Thanks, Marta

dmem_tb.tar.gz (21.4 kB) Marta Stepniewska, 11/25/2010 10:35 am

History

Updated by Wilson Snyder over 2 years ago

  • Category set to TranslationError
  • Status changed from New to AskedReporter
  • Assignee set to Wilson Snyder

I haven't seen that internal error before; like other internal errors it should be impossible. If you have a test case I'll try to address it.

Updated by Marta Stepniewska over 2 years ago

Here is test case that causes the same error. Please invoke verilator with -f verilator_cmd option. Thanks.

Updated by Wilson Snyder over 2 years ago

  • Status changed from AskedReporter to Assigned

This is caused by the following in the memory wrappers

always @(posedge x) begin
  ...
  x = 0;
end

This isn't synthesizable and is confusing the ordering code. I thought I would be able to have a fix by now, but it's elusive, so I think this will have to remain unsupported (though with a better error message.)

Updated by Marta Stepniewska over 2 years ago

Thank you for your help. I've corrected the code, and it's working.

Updated by Wilson Snyder over 1 year ago

  • Status changed from Assigned to Closed

This issue was resolved with a workaround.

Also available in: Atom