[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Issue #323

Coding error results in internal error

Added by Christian Leber over 1 year ago. Updated over 1 year ago.

Status:Closed Start date:01/30/2011
Priority:Low Due date:
Assignee:Wilson Snyder % Done:

0%

Category:Lint
Target version:-

Description

Hello, I triggered an internal error with a bug in my registerfile generator.
So again I did not use AUTOINST ;-)

It's clearly a verilog error, so throwing an internal error is probably perfectly ok. But the odd thing is that the error is a results from the second assignment of cpu_if_timeout. (converter.v line 14)

The top_lint.v just shows that is does not warn about an unused wire. The cadence RTL compiler warns about this.

Please just close the issue, if that is ok.

Regards
Christian Leber

top_internal_error.v (176 Bytes) Christian Leber, 01/31/2011 08:20 am

top_lint.v (208 Bytes) Christian Leber, 01/31/2011 08:20 am

converter.v (236 Bytes) Christian Leber, 01/31/2011 08:20 am

History

Updated by Wilson Snyder over 1 year ago

  • Category changed from Parser to Lint
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

An internal error should never be the first error; but I don't sweat it if one is caused by an earlier error.

Anyhow this is an inliner bug, if you disable it you get a better message. Fixed in git for 3.811:

%Error: Output port is connected to a constant pin, electrical short

Updated by Wilson Snyder over 1 year ago

  • Status changed from Resolved to Closed

In 3.811.

Also available in: Atom