![[logo]](/img/veripool_small.png)
Issue #431
typedef inside module causes internal error
| Status: | Closed | Start date: | 01/06/2012 | |
|---|---|---|---|---|
| Priority: | Normal | Due date: | ||
| Assignee: | Wilson Snyder | % Done: | 0% |
|
| Category: | TranslationError | |||
| Target version: | - |
Description
module ... ... typedef logic [6-1:0] six_bits; ... endmodule
%Error: Internal Error: ...v:273: ../V3EmitC.cpp:630: Unknown node type reached emitter: RANGE
History
Updated by Alex Solomatnikov over 1 year ago
Of course, this is not critical.
Updated by Wilson Snyder over 1 year ago
- Category set to TranslationError
- Status changed from New to AskedReporter
- Assignee set to Wilson Snyder
Can you please attach a complete test and command line, preferably in test_regress format? The below works for me:
module t;
typedef logic [6-1:0] six_bits;
var six_bits s;
endmoduleUpdated by Alex Solomatnikov over 1 year ago
Unfortunately, it looks like this error happens only when I compile the whole design. Even when I tried to compile a single module, where error happens, compile does not fail.
So, it seems unlikely that I would be able to construct simple test case.
Given low priority, I would just ignore this issue.
Updated by Wilson Snyder over 1 year ago
- Status changed from AskedReporter to Closed
Closing until can get test.
Alternatively if this is blocking you, I can step through how to debug it.
Also available in: Atom