[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issue #450

Support for checking endmodule identintifiers

Added by Iztok Jeras about 1 year ago. Updated about 1 year ago.

Status:Closed Start date:03/07/2012
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:Lint
Target version:-

Description

Hi,

Currently identifiers at the end of the module are allowed but not checked. NCsim creates a warning, but this could also be a lint error, since it is very easy to fix.

The next constructs should support end identifiers (not sure which are or will be implemented in verilator): module/endmodule package/endpackage interface/endinterface covergroup/endgroup config/endconfig program/endprogram class/endclass function/endfunction task/endtask property/endproperty sequence/endsequence begin/end (inside generate, always, fork/join, ... blocks) primitive/endprimitive fork/join|join_any|join_none clocking/endclocking

The next tests at least partially test this issue: test_regress/t/t_hierarchy_identifier.pl test_regress/t/t_hierarchy_identifier_bad.pl (should report a warning or error) test are available at: https://github.com/jeras/verilator

Regards, Iztok Jeras

History

Updated by Wilson Snyder about 1 year ago

  • Category set to Lint
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

Added ENDLABEL warning in git towards 3.832.

Also merged in your test case(s), thanks much.

Updated by Wilson Snyder about 1 year ago

  • Status changed from Resolved to Closed

In 3.832.

Also available in: Atom