[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issue #463

operator += is not supported

Added by Alex Solomatnikov about 1 year ago. Updated about 1 year ago.

Status:Closed Start date:03/22/2012
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:Unsupported
Target version:-

Description

In Altera's IP:

     for (int i=0; i+1 < AV_READLATENCY ; i+=1 ) begin
        read_latency_shift_reg[i+1] <= read_latency_shift_reg[i];
     end

verilator error:

syntax error, unexpected +=, expecting '=' or ++ or --

History

Updated by Alex Solomatnikov about 1 year ago

Obviously, low priority - the code can be easily fixed.

Updated by Wilson Snyder about 1 year ago

  • Category set to Unsupported
  • Status changed from New to Resolved
  • Assignee set to Wilson Snyder

Trivially fixed as was an oversight; += worked in generate for.

Fixed in git towards 3.833.

Updated by Wilson Snyder about 1 year ago

  • Status changed from Resolved to Closed

In 3.833.

Also available in: Atom