[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issue #51

Mixing tristate and low-Z drivers. Error Msg unclear.

Added by Dennis Muhlestein over 4 years ago. Updated 10 months ago.

Status:Closed Start date:01/21/2009
Priority:Normal Due date:
Assignee:Wilson Snyder % Done:

0%

Category:-
Target version:-

Description

When you get this Error message, there is no additional information that tells you the name of the signal, the file, or line number that is causing verilator to throw the Error.

Workaround 1: use --debugi=9 This causes an inordinate amount of output on a big model.

Workaround 2: recompile verilator with higher debug level in V3Tristate.cpp

tristate.patch (1.4 kB) Dennis Muhlestein, 01/22/2009 08:31 pm

History

Updated by Wilson Snyder over 4 years ago

  • Assignee set to Lane Brooks

Updated by Dennis Muhlestein over 4 years ago

Here is a simple patch that adds the module and signal name of the current signal causing the problem.

Updated by Wilson Snyder over 3 years ago

  • Status changed from New to Assigned

Updated by Wilson Snyder about 1 year ago

  • Status changed from Assigned to Resolved
  • Assignee changed from Lane Brooks to Wilson Snyder

Fixed in git towards 3.840+.

Updated by Wilson Snyder 10 months ago

  • Status changed from Resolved to Closed

In 3.840.

Also available in: Atom