[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Book Tips
  Papers

Patch #205

Signal declarations in for loops don't work everywhere

Added by Byron Bradley 8 months ago. Updated 7 months ago.

Status:Closed Start:01/19/2010
Priority:Normal Due date:
Assigned to:Byron Bradley % Done:

0%

Category:Parser
Target version:-

Description

If a signal is declared in a for loop after something that called VARRESET, it will attempt to create a signal with UNKNOWN type. I think the solution here is to just put a varRESET in the initialization of the for loop. Patch attached.

for_decl_fix.diff (843 Bytes) Byron Bradley, 01/19/2010 08:20 pm

History

Updated by Wilson Snyder 8 months ago

  • Status changed from New to Resolved
  • Assigned to set to Byron Bradley

Applied to git, thanks for the patch!

Updated by Wilson Snyder 7 months ago

  • Status changed from Resolved to Closed

In 3.800.

Also available in: Atom PDF