![[logo]](/img/veripool_small.png)
Issue #63
False Signal unoptimizable: circular logic warning
| Status: | New | Start: | 01/30/2009 | |
|---|---|---|---|---|
| Priority: | Normal | Due date: | ||
| Assigned to: | - | % Done: | 0% |
|
| Category: | Lint | |||
| Target version: | - |
Description
See attached test case showing the problem. This example shows how bit 0 of a bus is used to generate bit 1 of the same bus. Verilator is falsly detecting this as circular logic. Also shown in this test case is that this example works if the signals are not part of a bus (the `ifdef T_WORKS section).