[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Project Tracker Status Priority Subject Assignee Updated
467 VerilatorIssueFeatureLowSupport old format $display ($time, "...")04/24/2012 07:21 pm
468 VerilatorIssueFeatureLowSupport primitive instantiations04/25/2012 12:43 am
476 VerilatorIssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
485 VerilatorIssueFeatureLowverilator does not detect if block name is used twice04/19/2012 09:46 pm
493 VerilatorIssueFeatureLowsuppress useless width warning on string parameter comparisons04/26/2012 08:24 pm
496 VerilatorIssueFeatureLowUnsupported: tristate construct: ASSIGNDLY04/26/2012 11:14 pm
593 VerilatorIssueFeatureLowSupport running make and creating top C file01/15/2013 12:20 pm
629 VerilatorIssueFeatureLowNon-vector timing loop warning03/16/2013 12:33 am
372 Verilog-modeIssueFeatureLowFeature request - add syntax highlighting to C pre-processor directivesMichael McNamara08/25/2011 08:52 pm
285 VerilatorIssueFeatureLowVerilator lint misses bogusly-typed assignment and generates invalid C++Wilson Snyder09/26/2010 11:15 am
385 VerilatorIssueFeatureLowDpi exported tasks with array inputs don't compile.Wilson Snyder07/15/2012 03:19 pm
50 VerilatorIssueFeatureNormalClock gating support?10/28/2009 01:51 pm
63 VerilatorIssueFeatureNormalFalse Signal unoptimizable: circular logic warning10/25/2010 08:07 pm
225 VerilatorIssueFeatureNormalhierarchical compilation of designs for scalability03/17/2010 08:14 pm
234 VerilatorIssueFeatureNormalSupport time and `timescales04/07/2010 01:27 pm
235 VerilatorIssueFeatureNormalSupport fork-joins and time delays04/07/2010 01:27 pm
236 VerilatorIssueFeatureNormalSupport real event loop04/07/2010 01:26 pm
355 VerilatorIssueFeatureNormalSupport '{...}08/12/2012 07:14 pm
376 VerilatorIssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
377 VerilatorIssueFeatureNormalSupport classes and methods03/02/2012 11:42 pm
378 VerilatorIssueFeatureNormalSupport properties and assertions03/02/2012 11:42 pm
379 VerilatorIssueFeatureNormalSupport dynamic memory new and delete03/02/2012 11:42 pm
426 Verilog-PerlIssueFeatureNormalAdd ability to not process some `ifdefs12/23/2011 02:48 pm
460 VerilatorIssueFeatureNormalSupport enumeration type methods03/21/2012 12:38 am
466 VerilatorIssueFeatureNormalSupport wires with array declarations03/23/2012 12:51 pm

« Previous 1 2 3 4 Next » (26-50/95) | Per page: 25, 100, 250

Also available in: Atom CSV