[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Project Tracker Status Priority Subject Assignee Updated
419 SVN::S4IssueNewNormals4 update fails to remove a view when it is removed from viewspecWilson Snyder11/09/2011 12:39 pm
421 VerilatorIssueFeatureNormalAdd an option for a custom header commentJeremy Bennett11/17/2011 09:02 am
104 Verilog-modeIssueFeedbackNormalIndentation failures in v528Michael McNamara12/15/2011 06:50 pm
426 Verilog-PerlIssueFeatureNormalAdd ability to not process some `ifdefs12/23/2011 02:48 pm
427 Verilog-modeIssueNewNormalalignment in always @(*) blocks behaves strangelyMichael McNamara01/02/2012 05:05 pm
437 Verilog-modeIssueNewNormalIndentation of continued assignment incorrect if first line ends with ']'02/03/2012 02:38 pm
386 Verilog-modeIssueNewNormalIndenting of user-defined data types02/06/2012 01:08 am
439 Verilog-modeIssueAssignedNormalIndentation problems after `ovm_do_with macroWilson Snyder02/09/2012 12:49 pm
430 Verilog-modeIssueNewNormalIncorrect indentation in Verilog Mode v736Michael McNamara02/23/2012 05:27 pm
378 VerilatorIssueFeatureNormalSupport properties and assertions03/02/2012 11:42 pm
377 VerilatorIssueFeatureNormalSupport classes and methods03/02/2012 11:42 pm
379 VerilatorIssueFeatureNormalSupport dynamic memory new and delete03/02/2012 11:42 pm
447 Verilog-modeIssueAssignedNormalverilog-pretty-expr doesn't work in latest versionMichael McNamara03/07/2012 12:23 am
449 VerilatorIssueAssignedNormalUsing public accessor tasks/functions to read and write registers causes BLKANDNBLK errorWilson Snyder03/07/2012 02:09 pm
408 VerilatorIssueAssignedLowverilator generates incorrect C++ code when genvar is used incorrectly03/10/2012 07:09 am
460 VerilatorIssueFeatureNormalSupport enumeration type methods03/21/2012 12:38 am
466 VerilatorIssueFeatureNormalSupport wires with array declarations03/23/2012 12:51 pm
435 Verilog-modeIssueNewNormalIndenting comments on declarations in v73603/30/2012 09:57 am
271 Verilog-modeIssueNewNormalIndentation issues with doxygen commentsMichael McNamara03/30/2012 09:57 am
476 VerilatorIssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
376 VerilatorIssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
364 VerilatorIssueAssignedLowblocking & non-blocking assigns -- verilator issues error when no logical conflict existsWilson Snyder04/15/2012 08:28 pm
485 VerilatorIssueFeatureLowverilator does not detect if block name is used twice04/19/2012 09:46 pm
467 VerilatorIssueFeatureLowSupport old format $display ($time, "...")04/24/2012 07:21 pm
468 VerilatorIssueFeatureLowSupport primitive instantiations04/25/2012 12:43 am

« Previous 1 2 3 4 Next » (26-50/96) | Per page: 25, 100, 250

Also available in: Atom CSV