[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Project Tracker Status Priority Subject Assignee Updated
557 Verilog-modeIssueNewNormalIndentation is wrong after "DPI-C" imports for context08/31/2012 06:08 pm
556 Verilog-modeIssueNewHighreplication breaks alignment08/27/2012 09:46 pm
549 Verilog-modeIssueNewNormalverilog-in-slash-comment-p doesn't return trueMichael McNamara08/15/2012 01:37 am
355 VerilatorIssueFeatureNormalSupport '{...}08/12/2012 07:14 pm
544 VerilatorIssueFeatureNormalSupport associative arrays08/10/2012 11:57 pm
546 VerilatorIssueAssignedNormalSupport static inside task08/10/2012 11:42 pm
545 VerilatorIssueFeatureNormalSupport queues08/09/2012 01:58 am
537 Verilog-PerlIssueAskedReporterNormalExplicit hierarchical reference not resolving in Verilog::Net (CELL outside of module definition)07/28/2012 11:22 pm
533 VerilatorIssueAssignedLowMissing width warning when part of a bus is compared07/20/2012 03:27 pm
527 Verilog-PerlIssueAskedReporterHighsegmentation fault in Preproc.soWilson Snyder07/15/2012 03:22 pm
385 VerilatorIssueFeatureLowDpi exported tasks with array inputs don't compile.Wilson Snyder07/15/2012 03:19 pm
526 Verilog-PerlIssueFeatureNormalSupport UVMWilson Snyder06/21/2012 01:10 pm
332 Verilog-modeIssueNewNormalCalculated parameters in port widthsWilson Snyder05/31/2012 01:51 pm
509 VerilatorIssueAssignedLowBetter error when illegal bit select of array05/10/2012 07:14 am
256 Verilog-PerlIssueAssignedNormalvhier support of "myreg <= #`FFDLY 'b0;" Verilog notationWilson Snyder05/07/2012 12:36 pm
506 VerilatorIssueFeatureNormalSupport SystemVerilog string initializations 05/05/2012 03:39 pm
496 VerilatorIssueFeatureLowUnsupported: tristate construct: ASSIGNDLY04/26/2012 11:14 pm
493 VerilatorIssueFeatureLowsuppress useless width warning on string parameter comparisons04/26/2012 08:24 pm
468 VerilatorIssueFeatureLowSupport primitive instantiations04/25/2012 12:43 am
467 VerilatorIssueFeatureLowSupport old format $display ($time, "...")04/24/2012 07:21 pm
485 VerilatorIssueFeatureLowverilator does not detect if block name is used twice04/19/2012 09:46 pm
364 VerilatorIssueAssignedLowblocking & non-blocking assigns -- verilator issues error when no logical conflict existsWilson Snyder04/15/2012 08:28 pm
376 VerilatorIssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
476 VerilatorIssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
271 Verilog-modeIssueNewNormalIndentation issues with doxygen commentsMichael McNamara03/30/2012 09:57 am

« Previous 1 2 3 4 Next » (26-50/93) | Per page: 25, 100, 250

Also available in: Atom CSV