[logo] 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Gspice
  IPC::Locker
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Book Tips
  Papers

Activity

From 02/13/2010 to 03/14/2010

03/10/2010

05:04 pm Issue #220: Latch issue with clock gating signal
I will try to modify the previous one. You are right, there is a time zero behavior. Let me fix it and cross check to... Ashutosh Das
02:03 pm Issue #220: Latch issue with clock gating signal
There's two problems with the test you sent; first it relies on time zero behavior, it's better to make the same crc/... Wilson Snyder
01:54 am Issue #220: Latch issue with clock gating signal
Sorry for the delay, it took sometime to isolate the bug. What seems to be happening is that if we put clock_enable p... Ashutosh Das

02/28/2010

12:06 pm Issue #220: Latch issue with clock gating signal
P.S. See the docs about how to run this:
test_regress/t/t_clk_latchgate.pl --verbose
Wilson Snyder
12:02 pm Issue #220: Latch issue with clock gating signal
I made a self checking test and removed the pragmas, and
that seems to pass, so I also made it use more clocks (whic...
Wilson Snyder

02/27/2010

01:06 am Issue #217 (Resolved): Mac OS X build issues with 3.800
Found a system I could borrow.
Fixed in git for 3.801.
Wilson Snyder

02/26/2010

11:56 pm Issue #220 (Assigned): Latch issue with clock gating signal
Wilson Snyder
11:55 pm Issue #219 (Closed): Issue related to clock gating signal with latch
Duplicate, see bug220.
Wilson Snyder
04:01 am Issue #219: Issue related to clock gating signal with latch
Please look at issue #220 which is the same as this one except much more readable. Thanks. Ashutosh Das
03:57 am Issue #220 (Assigned): Latch issue with clock gating signal
h3. Latch issue with clock gating
There seems to be an issue with the clock gating signal that prevents propagatio...
Ashutosh Das
03:46 am Issue #219 (Closed): Issue related to clock gating signal with latch
There seems to be an issue with the clock gating signal that
prevents propagation of the signal through the flip-flo...
Ashutosh Das
 

Also available in: Atom