[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Activity

From 10/17/2011 to 11/15/2011

11/15/2011

04:02 pm Issue #421 (Feature): Add an option for a custom header comment
As the FAQ makes clear, the user retains their own copyright in the generated code from Verilator. Good practice is t... Jeremy Bennett
11:14 am Issue #413: generate-conditional with short-circuited local expression
A little more digging in the standards by a colleague found exactly how this should behave. If is section 4.2.1 in IE... Jeremy Bennett

11/12/2011

01:12 pm Issue #389 (Closed): Building Verilator with MinGW
Closing due to user work around.
Wilson Snyder
01:11 pm Issue #414 (Feature): Instantiate per bit array of modules with sub-range as output
Wilson Snyder
01:11 pm Issue #413 (Feature): generate-conditional with short-circuited local expression
Wilson Snyder
01:11 pm Issue #408 (Assigned): verilator generates incorrect C++ code when genvar is used incorrectly
Wilson Snyder
01:07 pm Issue #420 (Resolved): verilator generates incorrect code when if/else is used inside function
Fixed in git towards 3.825.
Wilson Snyder

11/11/2011

12:14 am Issue #420 (Assigned): verilator generates incorrect code when if/else is used inside function
There's two bugs here. The optimization bug is label1 should have been used twice.
The other bug is due to the re...
Wilson Snyder

11/10/2011

09:33 pm Issue #420 (Closed): verilator generates incorrect code when if/else is used inside function
Test case:... Alex Solomatnikov

11/04/2011

05:48 pm Issue #414 (Closed): Instantiate per bit array of modules with sub-range as output
Verilator does not like per bit array instantiations of modules where the output wire is not the full declared size o... Jeremy Bennett
04:48 pm Issue #413: generate-conditional with short-circuited local expression
I knew about the side effect part related to ++ and --, but this is an interesting case. I'm surprised that & also sh... Wilson Snyder
04:27 pm Issue #413 (Closed): generate-conditional with short-circuited local expression
In C, conditional expressions are "short-circuited". For example @((i < MAX) && (a[i] == 0))@ will not evaluate @a[i]... Jeremy Bennett

11/02/2011

10:35 pm Issue #412 (Resolved): Ignore constants in sensitivity lists
Simple enough, fixed in git towards 3.825. No warning, since it seems silent in other tools and don't think it's lik... Wilson Snyder
06:16 pm Issue #412 (Closed): Ignore constants in sensitivity lists
A number of commercial tools allow constants in sensitivity lists, even though this is not permitted by the standard.... Jeremy Bennett

10/30/2011

07:07 am Issue #389: Building Verilator with MinGW
I didn't succeed making Verilator tests run when building with MinGW.
The truth is that I didn't spend too much time...
Amir Gonnen

10/28/2011

11:02 pm Issue #389: Building Verilator with MinGW
Did you get Verilator working? Wilson Snyder
12:57 am Issue #405 (Resolved): generate-conditional always succeeds
It now reports missing module after parameters are resolved. This isn't perfect, but was easy.
In git towards 3.825.
Wilson Snyder
12:37 am Issue #408 (Assigned): verilator generates incorrect C++ code when genvar is used incorrectly
Verilog test case:... Alex Solomatnikov

10/27/2011

11:07 pm Issue #405: generate-conditional always succeeds
Actually I tried an experiment and the pins do need to match up, as it does the interconnection linting before parame... Wilson Snyder

10/26/2011

01:23 pm Issue #406 (Feature): delayed assignment of unsized constant fails
This is a duplicate of bug256.
Wilson Snyder
01:20 pm Issue #406 (Duplicate): delayed assignment of unsized constant fails
The following causes a syntax error:... Jeremy Bennett
12:57 pm Patch #402 (Resolved): "force bitvector" attribute
Looks good, thanks for patching! Moved a few lines to keep things sorted, but that's it.
In git towards 3.825.
Wilson Snyder
12:38 pm Issue #405: generate-conditional always succeeds
P.S. if you could provide examples in verilator test format (see BUGS in the docs) it would be helpful, and I think i... Wilson Snyder
12:35 pm Issue #405 (Feature): generate-conditional always succeeds
It doesn't always succeed, it just requires the other module to be resolvable and parseable, but will not use the cod... Wilson Snyder
11:54 am Issue #405 (Closed): generate-conditional always succeeds
The tests in a generate conditional block always appear to succeed. The attached example modulegen.v contains two suc... Jeremy Bennett
09:01 am Patch #402: "force bitvector" attribute
Thanks for the feedback.
Of course I changed the name, added documentation to bin/verilator and updated the respecti...
Stefan Wallentowitz

10/25/2011

11:11 pm Issue #404 (Closed): space in always @(* ) causes internal error
In 3.824, just released.
Wilson Snyder
11:10 pm Issue #401 (Closed): verilator 3.823 segfaults on make test
Classic constructor order bug. Fixed in 3.824, and made that released just now since this will likely be hit by othe... Wilson Snyder
11:10 pm Verilator 3.824 Released
Verilator 3.824 2011/10/25
*** Fix "always @ (* )", bug403, bug404. [Walter Lavino]
*** Add ASSIGNIN as supp...
Wilson Snyder
10:11 pm Issue #404 (Resolved): space in always @(* ) causes internal error
You were beaten in reporting this by a few hours, see bug403.
Fixed in git towards 3.824.
Wilson Snyder
06:55 pm Issue #404 (Closed): space in always @(* ) causes internal error
Verilator fails with a flex scanner internal error if there is a space before the closing parenthesis in @always @(*)... Jeremy Bennett
01:02 pm Patch #402 (AskedReporter): "force bitvector" attribute
Nice work.
First, can you call it "verilator sc_bv", as it is similar to sc_clock?
Also, please update the bi...
Wilson Snyder
12:31 pm Patch #402 (Closed): "force bitvector" attribute
Hi,
I recently verilated our own Network-on-Chip implementation. For interaction between the system and the uut pi...
Stefan Wallentowitz
11:50 am Issue #401 (Closed): verilator 3.823 segfaults on make test
While building verilator 3.823 on Debian unstable, it seg faulted on 'make test' with the following error:... Ahmed El-Mahmoudy

10/21/2011

01:25 am Issue #396 (Closed): autoconf warnings; was: Compilation problems
In 3.822. Wilson Snyder
01:25 am Issue #394 (Closed): Verilated code doesn't compile on Visual Studio 2010
In 3.822. Wilson Snyder
01:25 am Issue #398 (Closed): DPI-C issue with 64 bit data types when compiled on a 64-bit linux machine
In 3.822. Wilson Snyder
01:24 am Patch #397 (Closed): Output --help text to stdout instead of stderr
In 3.822.
Wilson Snyder
01:24 am Verilator 3.823 Released
Verilator 3.822 2011/10/20
*** Support $ceil, $floor, etc. [Alex Solomatnikov]
*** Add configure options for...
Wilson Snyder
 

Also available in: Atom