[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
649 IssueFeatureNormalsupport for streaming operators05/22/2013 12:31 am
648 IssueAssignedNormalError-BLKANDNBLK with nested modules in generate block05/22/2013 02:41 am
646 IssueAskedReporterNormalAsignments of arithmetic operations embedded in a concatenation cause wrong conditional paths to be taken05/19/2013 02:00 pm
645 IssueResolvedNormalVL_INW and VL_OUTW macros require 4 arguments, but only 3 givenWilson Snyder05/21/2013 11:52 pm
629 IssueFeatureLowNon-vector timing loop warning03/16/2013 12:33 am
622 IssueAskedReporterNormalPublic signal driven by C++ not propagating as expected02/23/2013 08:36 pm
621 IssueFeatureNormalEnable duplicate gate elimination in ~3.848.02/21/2013 01:18 am
620 IssueAssignedNormalComparison against x and z leads to verilator crashWilson Snyder02/21/2013 11:50 am
613 IssueFeatureNormalBetter gated clock support04/09/2013 02:53 pm
593 IssueFeatureLowSupport running make and creating top C file01/15/2013 12:20 pm
576 IssueFeatureNormalgenerate/endgenerate should not be optional in Verilog 200111/14/2012 01:38 am
546 IssueAssignedNormalSupport static inside task08/10/2012 11:42 pm
545 IssueFeatureNormalSupport queues08/09/2012 01:58 am
544 IssueFeatureNormalSupport associative arrays08/10/2012 11:57 pm
533 IssueAssignedLowMissing width warning when part of a bus is compared07/20/2012 03:27 pm
528 IssueFeatureNormalSupport for reserved words weak0 and weak111/03/2012 12:04 pm
517 IssueFeatureNormalConstant expression in generated block index not recognized10/08/2012 04:11 pm
509 IssueAssignedLowBetter error when illegal bit select of array05/10/2012 07:14 am
506 IssueFeatureNormalSupport SystemVerilog string initializations 05/05/2012 03:39 pm
496 IssueFeatureLowUnsupported: tristate construct: ASSIGNDLY04/26/2012 11:14 pm
493 IssueFeatureLowsuppress useless width warning on string parameter comparisons04/26/2012 08:24 pm
487 IssueAssignedNormalSupport short-circuiting of bitswise AND and ORJeremy Bennett11/14/2012 08:06 pm
485 IssueFeatureLowverilator does not detect if block name is used twice04/19/2012 09:46 pm
476 IssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
468 IssueFeatureLowSupport primitive instantiations04/25/2012 12:43 am

1 2 3 Next ยป (1-25/52) | Per page: 25, 100, 250

Also available in: Atom CSV