[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
495 IssueClosedNormal%Error: ...: Unsupported LHS tristate construct: NOTWilson Snyder05/15/2012 06:02 pm
494 IssueClosedNormalseg. fault and %Error: ...: Unsupported tristate port expression: CONST '1'h0'Wilson Snyder04/27/2012 01:12 am
491 IssueClosedNormal%Error: ...: Expected integral (non-real) input to ITORDWilson Snyder07/31/2012 10:55 pm
490 IssueClosedNormal%Error: Internal Error: ...: ../V3Link.cpp:113: Symbol table not found looking up symbolWilson Snyder07/31/2012 10:55 pm
489 IssueClosedNormaldeclaration of input as tri1 causes an errorWilson Snyder04/24/2012 11:12 am
488 IssueClosedNormalSupport pmos, etc.Wilson Snyder07/31/2012 10:54 pm
479 IssueClosedLow%Error: ...: Exceeded limit of 1024 bits for any display argumentsWilson Snyder04/15/2012 08:38 pm
478 IssueClosedNormal%Error: ...: Internal: Blocking <= assignment in non-clocked block, should have converted in V3ActiveWilson Snyder07/31/2012 10:54 pm
477 IssueClosedHighincorrect %Error: Selection index out of rangeWilson Snyder04/15/2012 08:38 pm
475 IssueClosedNormal%Error: Internal Error: ...: ../V3Number.cpp:518: Real conversion on non real numberWilson Snyder04/15/2012 08:39 pm
474 IssueClosedNormalSupport inserting package symbols underneath module symbolsWilson Snyder01/15/2013 04:40 am
470 IssueClosedHighSupport modules which are never used with their default parameter valuesWilson Snyder04/15/2012 08:39 pm
469 IssueClosedHighInternal Error: ../V3Width.cpp:1201: UnlinkedWilson Snyder04/15/2012 08:39 pm
463 IssueClosedNormaloperator += is not supportedWilson Snyder04/15/2012 08:39 pm
462 IssueClosedNormalSupport tri0/tri1Wilson Snyder07/31/2012 10:54 pm
461 IssueClosedHighgenvar declaration inside generateWilson Snyder04/15/2012 08:39 pm
458 IssueWillNotFixNormalverilator generates vluint64_t ports for signed typesWilson Snyder03/20/2012 08:58 pm
456 IssueClosedNormalunnecessary %Warning-UNSIGNED: Comparison is constant due to unsigned arithmetic ?Wilson Snyder04/15/2012 08:39 pm
450 IssueClosedNormalSupport for checking endmodule identintifiersWilson Snyder03/08/2012 04:07 am
449 IssueAssignedNormalUsing public accessor tasks/functions to read and write registers causes BLKANDNBLK errorWilson Snyder03/07/2012 02:09 pm
448 IssueClosedLowSupport array querying system functionsWilson Snyder01/20/2013 05:20 pm
446 IssueClosedNormalSupport for reading/assigning to packed arraysWilson Snyder01/15/2013 04:32 am
443 IssueClosedLowverilator hangs up on circular macro definitionWilson Snyder03/08/2012 04:08 am
434 IssueClosedNormalSmall typoWilson Snyder01/29/2012 11:27 pm
432 IssueClosedNormalInternal Error with large amount of UNOPTFLAT WarningsWilson Snyder03/08/2012 04:07 am

« Previous 1 2 3 4 5 ... 8 Next » (51-75/200) | Per page: 25, 100, 250

Also available in: Atom CSV