[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
645 IssueAskedReporterNormalVL_INW and VL_OUTW macros require 4 arguments, but only 3 givenWilson Snyder05/19/2013 12:18 am
642 IssueClosedNormalgenerate problems with non-zero min index arrayWilson Snyder05/11/2013 08:18 pm
643 IssueClosedNormalrandom crash with nested sv structsWilson Snyder05/11/2013 08:17 pm
631 IssueClosedLowVerilator mis-searches for modules with double underscores with __05FWilson Snyder05/11/2013 08:17 pm
634 IssueClosedNormalIncorrect simulation in presence of MULTIDRIVENWilson Snyder05/11/2013 08:17 pm
616 IssueClosedNormalSystemVerilog support pattern assignment to CONSTDTYPEsWilson Snyder03/09/2013 09:51 pm
617 IssueClosedNormalSystemVerilog support assignment patters under FUNCREFsWilson Snyder03/09/2013 09:51 pm
618 IssueClosedLowSystemVerilog support enhancement request (structure literals)Wilson Snyder03/09/2013 09:51 pm
628 IssueClosedLowSystemVerilog support enhancement request (vector width coercion)Wilson Snyder03/09/2013 09:51 pm
614 IssueClosedLowLITENDIAN Warning on ascending array declarationWilson Snyder03/09/2013 09:51 pm
392 IssueFeatureNormalCan't unroll generate for with complicated incrementer/init/testWilson Snyder02/22/2013 10:01 pm
620 IssueAssignedNormalComparison against x and z leads to verilator crashWilson Snyder02/21/2013 11:50 am
602 IssueClosedHighSystemVerilog bind supportWilson Snyder02/15/2013 01:48 pm
607 IssueClosedNormalVerilator internal faultWilson Snyder02/05/2013 03:22 am
606 IssueClosedNormalMis-evaluation of typed parameterWilson Snyder02/05/2013 03:22 am
603 IssueClosedNormalBit select from 1-bit parameter causes errorWilson Snyder02/05/2013 03:22 am
608 IssueClosedNormalSystemVerilog 'wire logic' not supportedWilson Snyder02/05/2013 03:21 am
600 IssueClosedNormalBit selection from struct causes internal errorWilson Snyder02/05/2013 03:21 am
609 IssueClosedHigherror on array port connectionWilson Snyder02/05/2013 03:19 am
414 IssueClosedNormalInstantiate per bit array of modules with sub-range as outputWilson Snyder02/02/2013 11:34 pm
393 IssueClosedNormal%Error: Internal Error: ...: ../V3AstNodes.h:453: Unexpected CallWilson Snyder01/20/2013 05:59 pm
448 IssueClosedLowSupport array querying system functionsWilson Snyder01/20/2013 05:20 pm
538 IssueNoFixNeededNormalMac OSX data typesWilson Snyder01/16/2013 02:41 am
474 IssueClosedNormalSupport inserting package symbols underneath module symbolsWilson Snyder01/15/2013 04:40 am
446 IssueClosedNormalSupport for reading/assigning to packed arraysWilson Snyder01/15/2013 04:32 am

1 2 3 ... 8 Next ยป (1-25/198) | Per page: 25, 100, 250

Also available in: Atom CSV