[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
265 IssueClosedNormalProblem with clocks after commit e57d0047184Wilson Snyder12/08/2010 01:42 am
247 IssueClosedNormalcommit ed17581f92c introduces new UNOPTFLAT warningsWilson Snyder04/19/2010 05:59 pm
227 IssueClosedNormalBitwise reductions on signals with >1 packed dimension generates incorrect codeByron Bradley08/09/2012 02:06 am
226 PatchClosedNormalImprove error handling on slices of packed arraysByron Bradley05/01/2010 07:02 pm
224 IssueWillNotFixNormalLevel sensitive always blocks are executed even when nothing has changed03/17/2010 02:25 pm
215 PatchClosedNormalFix conditional assignments of slices where conditional is an arrayByron Bradley02/01/2010 11:53 am
213 IssueClosedNormalThe order of packed dimensions is backwardsWilson Snyder01/26/2010 01:08 pm
212 IssueClosedNormalUsing the CXX environment variable to choose a compilerWilson Snyder01/22/2010 12:35 pm
210 IssueClosedNormalInternal error caused by signals declared and initialized together inside a blockWilson Snyder02/07/2010 12:42 pm
208 IssueClosedNormalSignals in a concatenation on the LHS aren't created implicitlyByron Bradley01/20/2010 12:35 am
207 IssueFeatureNormalSupport assignment between packed arrays with different dimensionsByron Bradley01/19/2010 08:43 pm
206 IssueClosedNormalSupport multi-dimensional packed arrays of wiresWilson Snyder01/25/2010 12:52 pm
205 PatchClosedNormalSignal declarations in for loops don't work everywhereByron Bradley02/07/2010 12:42 pm
201 IssueClosedNormalSupport implicit signals in both branches of a generate(if..else)Wilson Snyder02/07/2010 12:41 pm
199 IssueClosedNormalTwo signals can't have the same enumWilson Snyder01/07/2010 12:08 am
197 PatchClosedNormalCompile errors in verilatedimp.h with STLPort 5.1.3 and RHEL4Wilson Snyder12/11/2009 12:00 pm
196 IssueClosedNormalImplicit Vars aren't always created under PinsWilson Snyder02/07/2010 12:41 pm
179 IssueClosedNormalMake parentheses around a single module parameter optionalByron Bradley02/07/2010 12:41 pm
178 IssueClosedNormalDivision >64-bits fails on a 32-bit buildWilson Snyder02/07/2010 12:41 pm
176 IssueClosedNormalInternal error with packed arraysWilson Snyder11/05/2009 02:59 pm
175 IssueClosedNormalSupport the increment operator in for loopsByron Bradley02/07/2010 12:41 pm
172 IssueClosedNormalSupport signal declarations in loop initialisersByron Bradley02/07/2010 12:38 pm
171 IssueClosedNormalSupport multi-dimensional arrays as inputs/outputsByron Bradley02/07/2010 12:37 pm
170 IssueClosedNormalSupport assignment of slices of multidimensional arraysByron Bradley02/07/2010 12:37 pm

(1-24/24) | Per page: 25, 100, 250

Also available in: Atom CSV