[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
651 IssueResolvedNormalDifferent versions of GCC cause Verilator generated models to succeed or failJeremy Bennett05/24/2013 12:21 am
650 IssueClosedNormal"make test" runs out of processesWilson Snyder05/24/2013 12:09 am
639 PatchClosedNormalSmall improvements to internals documentationJeremy Bennett04/28/2013 01:04 pm
615 IssueClosedNormalRegression test t_vpi_var fails03/09/2013 09:51 pm
611 PatchClosedNormalImprovements to UNOPTFLAT reportingJeremy Bennett03/09/2013 09:51 pm
610 IssueClosedNormalDETECTARRAY error on packed structuresJeremy Bennett03/09/2013 09:51 pm
606 IssueClosedNormalMis-evaluation of typed parameterWilson Snyder02/05/2013 03:22 am
605 IssueClosedNormalbit-select with :+ and :- fails with packed structuresJeremy Bennett01/18/2013 02:49 am
603 IssueClosedNormalBit select from 1-bit parameter causes errorWilson Snyder02/05/2013 03:22 am
600 IssueClosedNormalBit selection from struct causes internal errorWilson Snyder02/05/2013 03:21 am
599 IssueClosedNormalLocal declarations should override package declarations from wildcard importWilson Snyder01/10/2013 03:26 am
592 IssueClosedLowSupport for export in package declarations01/01/2013 02:19 pm
591 IssueClosedNormalProblem with nested package importsWilson Snyder01/10/2013 03:26 am
586 IssueClosedNormalUse of package qualified parametersWilson Snyder01/10/2013 03:26 am
583 IssueClosedNormalBad dead-code elimination with parameterized moduleWilson Snyder12/01/2012 09:41 pm
580 IssueClosedNormal--debug overrides preceding --dump-treei valueJeremy Bennett12/01/2012 09:42 pm
578 PatchNoFixNeededNormalShort-circuit bitwise-AND and bitwise-OR (Verilog only)Jeremy Bennett11/14/2012 02:30 am
576 IssueFeatureNormalgenerate/endgenerate should not be optional in Verilog 200111/14/2012 01:38 am
570 PatchClosedNormalTriggering initial edge from XJeremy Bennett11/04/2012 12:25 am
555 PatchClosedNormalTidy up DOT file outputJeremy Bennett08/27/2012 11:03 pm
554 PatchClosedNormalUpdates to the internal documentationJeremy Bennett08/27/2012 04:04 pm
553 PatchClosedNormalCorrections to two regression testsJeremy Bennett08/25/2012 04:05 pm
552 PatchClosedNormalTidy up .gitignore and MANIFEST.SKIPJeremy Bennett08/25/2012 11:52 am
536 IssueClosedNormalRegression test driver does not generate initial VCD valuesJeremy Bennett07/24/2012 10:49 pm
535 IssueNoFixNeededLowSystemC 2.3.0 does not work with Verilator tests11/03/2012 12:08 pm

1 2 3 Next ยป (1-25/62) | Per page: 25, 100, 250

Also available in: Atom CSV