[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
638 PatchClosedNormalSupport for sc_uint, sc_biguintAlex Hornung05/11/2013 08:17 pm
628 IssueClosedLowSystemVerilog support enhancement request (vector width coercion)Wilson Snyder03/09/2013 09:51 pm
625 IssueDuplicateNormalVerilator does not support expressions in LHS of condition in generate for loop.02/22/2013 10:01 pm
624 IssueClosedNormal$fopen("file") should have an implicit mode of "w"03/09/2013 09:52 pm
623 IssueWillNotFixNormalNon-single bit wide signal pos/negedge sensitivity02/23/2013 02:40 am
618 IssueClosedLowSystemVerilog support enhancement request (structure literals)Wilson Snyder03/09/2013 09:51 pm
617 IssueClosedNormalSystemVerilog support assignment patters under FUNCREFsWilson Snyder03/09/2013 09:51 pm
616 IssueClosedNormalSystemVerilog support pattern assignment to CONSTDTYPEsWilson Snyder03/09/2013 09:51 pm
613 IssueFeatureNormalBetter gated clock support04/09/2013 02:53 pm
608 IssueClosedNormalSystemVerilog 'wire logic' not supportedWilson Snyder02/05/2013 03:21 am
605 IssueClosedNormalbit-select with :+ and :- fails with packed structuresJeremy Bennett01/18/2013 02:49 am
603 IssueClosedNormalBit select from 1-bit parameter causes errorWilson Snyder02/05/2013 03:22 am
602 IssueClosedHighSystemVerilog bind supportWilson Snyder02/15/2013 01:48 pm
600 IssueClosedNormalBit selection from struct causes internal errorWilson Snyder02/05/2013 03:21 am
592 IssueClosedLowSupport for export in package declarations01/01/2013 02:19 pm
588 PatchClosedNormalAdd more vpi featuresRich Porter02/08/2013 11:10 pm
586 IssueClosedNormalUse of package qualified parametersWilson Snyder01/10/2013 03:26 am
578 PatchNoFixNeededNormalShort-circuit bitwise-AND and bitwise-OR (Verilog only)Jeremy Bennett11/14/2012 02:30 am
570 PatchClosedNormalTriggering initial edge from XJeremy Bennett11/04/2012 12:25 am
566 IssueClosedNormalReferencing SystemVerilog struct field of a member of an array of structsWilson Snyder11/04/2012 12:25 am
546 IssueAssignedNormalSupport static inside task08/10/2012 11:42 pm
545 IssueFeatureNormalSupport queues08/09/2012 01:58 am
544 IssueFeatureNormalSupport associative arrays08/10/2012 11:57 pm
532 IssueClosedNormalSupport +systemverilogext+Jeremy Bennett12/01/2012 09:41 pm
528 IssueFeatureNormalSupport for reserved words weak0 and weak111/03/2012 12:04 pm

1 2 3 ... 5 Next ยป (1-25/110) | Per page: 25, 100, 250

Also available in: Atom CSV