Home
News
Activity
About/Contact
Major Tools
Dinotrace
Verilator
Verilog-mode
Verilog-Perl
Other Tools
BugVise
CovVise
Force-Gate-Sim
Gspice
IPC::Locker
Rsvn
SVN::S4
SystemPerl
Voneline
WFH
General Info
Papers
Sign in
Register
Search
:
Verilator
Intro
Download
Faq
Docs
Email
Activity
Issues
News
Wiki
Forums
Issues
View all issues
Summary
Issues
If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters
Add filter
Status
Tracker
Priority
Author
Assignee
Assignee's role
Category
Subject
Created
Updated
Closed
Start date
Due date
Estimated time
% Done
Copied to
Copied from
Duplicated by
Duplicates
Precedes
Blocks
Follows
Blocked by
Related to
Options
Columns
Available Columns
Project
Parent task
Author
Category
Target version
Start date
Due date
Estimated time
% Done
Created
Closed
Related issues
Selected Columns
Tracker
Status
Priority
Subject
Assignee
Updated
Group results by
Project
Tracker
Status
Priority
Author
Assignee
Category
Target version
% Done
Show
Description
Apply
Clear
#
Tracker
Status
Priority
Subject
Assignee
Updated
41
Issue
Closed
Normal
/*verilator public*/
Wilson Snyder
10/29/2008 06:58 pm
241
Issue
WillNotFix
Normal
defparam keywork in verilog
Wilson Snyder
04/12/2010 03:44 pm
621
Issue
Closed
Normal
Enable duplicate gate elimination in ~3.848.
06/02/2013 06:54 pm
611
Patch
Closed
Normal
Improvements to UNOPTFLAT reporting
Jeremy Bennett
03/09/2013 09:51 pm
573
Patch
Closed
Low
One-liner patch to speed up $display
R. Diez
11/02/2012 09:54 pm
397
Patch
Closed
Normal
Output --help text to stdout instead of stderr
Wilson Snyder
10/21/2011 01:24 am
254
Issue
Closed
Normal
Read/Write Without Port Definition
12/08/2010 01:41 am
574
Patch
Closed
Low
Small patch to speed up $display by reusing an std::string
R. Diez
11/04/2012 12:25 am
516
Issue
Closed
Low
suppress multiple warnings for the same issue
Wilson Snyder
07/31/2012 10:54 pm
555
Patch
Closed
Normal
Tidy up DOT file output
Jeremy Bennett
08/27/2012 11:03 pm
246
Issue
Closed
Normal
Trace switch for SystemC
Wilson Snyder
04/20/2010 10:40 am
267
Issue
Closed
High
Tracing of Mixed Design (Verilated & SystemC both)
Wilson Snyder
06/28/2010 10:49 am
55
Issue
Closed
Normal
Tristate: Tracing an inout signal is broken
Wilson Snyder
07/31/2012 10:58 pm
384
Issue
Closed
Normal
verilator does not produce waveform/vcd for an unpacked array with >32 elements
Wilson Snyder
09/08/2011 05:53 am
59
Issue
Closed
Low
Warning UNOPTFLAT written to stdout, not stderr
Wilson Snyder
02/26/2009 01:12 pm
(1-15/15)
Also available in:
Atom
CSV
PDF
CSV export options
Selected Columns
All Columns
Description
Loading...