[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
629 IssueFeatureLowNon-vector timing loop warning03/16/2013 12:33 am
593 IssueFeatureLowSupport running make and creating top C file01/15/2013 12:20 pm
533 IssueAssignedLowMissing width warning when part of a bus is compared07/20/2012 03:27 pm
509 IssueAssignedLowBetter error when illegal bit select of array05/10/2012 07:14 am
496 IssueFeatureLowUnsupported: tristate construct: ASSIGNDLY04/26/2012 11:14 pm
493 IssueFeatureLowsuppress useless width warning on string parameter comparisons04/26/2012 08:24 pm
485 IssueFeatureLowverilator does not detect if block name is used twice04/19/2012 09:46 pm
476 IssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
468 IssueFeatureLowSupport primitive instantiations04/25/2012 12:43 am
467 IssueFeatureLowSupport old format $display ($time, "...")04/24/2012 07:21 pm
408 IssueAssignedLowverilator generates incorrect C++ code when genvar is used incorrectly03/10/2012 07:09 am
385 IssueFeatureLowDpi exported tasks with array inputs don't compile.Wilson Snyder07/15/2012 03:19 pm
364 IssueAssignedLowblocking & non-blocking assigns -- verilator issues error when no logical conflict existsWilson Snyder04/15/2012 08:28 pm
285 IssueFeatureLowVerilator lint misses bogusly-typed assignment and generates invalid C++Wilson Snyder09/26/2010 11:15 am
652 IssueResolvedNormalWidth mismatch problemWilson Snyder05/25/2013 01:30 am
651 IssueResolvedNormalDifferent versions of GCC cause Verilator generated models to succeed or failJeremy Bennett05/24/2013 12:21 am
649 IssueFeatureNormalsupport for streaming operators05/22/2013 12:31 am
648 IssueAssignedNormalError-BLKANDNBLK with nested modules in generate block05/22/2013 02:41 am
646 IssueAskedReporterNormalAsignments of arithmetic operations embedded in a concatenation cause wrong conditional paths to be taken05/19/2013 02:00 pm
645 IssueResolvedNormalVL_INW and VL_OUTW macros require 4 arguments, but only 3 givenWilson Snyder05/21/2013 11:52 pm
622 IssueAskedReporterNormalPublic signal driven by C++ not propagating as expected02/23/2013 08:36 pm
621 IssueFeatureNormalEnable duplicate gate elimination in ~3.848.02/21/2013 01:18 am
620 IssueAssignedNormalComparison against x and z leads to verilator crashWilson Snyder02/21/2013 11:50 am
613 IssueFeatureNormalBetter gated clock support04/09/2013 02:53 pm
576 IssueFeatureNormalgenerate/endgenerate should not be optional in Verilog 200111/14/2012 01:38 am

1 2 3 Next ยป (1-25/54) | Per page: 25, 100, 250

Also available in: Atom CSV