[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
421 IssueFeatureNormalAdd an option for a custom header commentJeremy Bennett11/17/2011 09:02 am
509 IssueAssignedLowBetter error when illegal bit select of array05/10/2012 07:14 am
613 IssueFeatureNormalBetter gated clock support04/09/2013 02:53 pm
365 IssueAssignedNormalbidrectional arrays not supported as module ports07/21/2011 11:33 am
364 IssueAssignedLowblocking & non-blocking assigns -- verilator issues error when no logical conflict existsWilson Snyder04/15/2012 08:28 pm
392 IssueFeatureNormalCan't unroll generate for with complicated incrementer/init/testWilson Snyder02/22/2013 10:01 pm
50 IssueFeatureNormalClock gating support?10/28/2009 01:51 pm
620 IssueAssignedNormalComparison against x and z leads to verilator crashWilson Snyder02/21/2013 11:50 am
337 IssueFeatureNormalCompile Issue with Large Design with Large I/O BuswidthWilson Snyder03/30/2011 11:22 am
517 IssueFeatureNormalConstant expression in generated block index not recognized10/08/2012 04:11 pm
385 IssueFeatureLowDpi exported tasks with array inputs don't compile.Wilson Snyder07/15/2012 03:19 pm
621 IssueFeatureNormalEnable duplicate gate elimination in ~3.848.02/21/2013 01:18 am
63 IssueFeatureNormalFalse Signal unoptimizable: circular logic warning10/25/2010 08:07 pm
576 IssueFeatureNormalgenerate/endgenerate should not be optional in Verilog 200111/14/2012 01:38 am
225 IssueFeatureNormalhierarchical compilation of designs for scalability03/17/2010 08:14 pm
533 IssueAssignedLowMissing width warning when part of a bus is compared07/20/2012 03:27 pm
629 IssueFeatureLowNon-vector timing loop warning03/16/2013 12:33 am
622 IssueAskedReporterNormalPublic signal driven by C++ not propagating as expected02/23/2013 08:36 pm
102 IssueFeatureNormalSupport "interface" and "endinterface" keywordsByron Bradley02/04/2010 11:16 am
376 IssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
476 IssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
355 IssueFeatureNormalSupport '{...}08/12/2012 07:14 pm
207 IssueFeatureNormalSupport assignment between packed arrays with different dimensionsByron Bradley01/19/2010 08:43 pm
544 IssueFeatureNormalSupport associative arrays08/10/2012 11:57 pm
377 IssueFeatureNormalSupport classes and methods03/02/2012 11:42 pm

1 2 Next ยป (1-25/49) | Per page: 25, 100, 250

Also available in: Atom CSV