[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
364 IssueAssignedLowblocking & non-blocking assigns -- verilator issues error when no logical conflict existsWilson Snyder04/15/2012 08:28 pm
376 IssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
476 IssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
466 IssueFeatureNormalSupport wires with array declarations03/23/2012 12:51 pm
460 IssueFeatureNormalSupport enumeration type methods03/21/2012 12:38 am
408 IssueAssignedLowverilator generates incorrect C++ code when genvar is used incorrectly03/10/2012 07:09 am
449 IssueAssignedNormalUsing public accessor tasks/functions to read and write registers causes BLKANDNBLK errorWilson Snyder03/07/2012 02:09 pm
377 IssueFeatureNormalSupport classes and methods03/02/2012 11:42 pm
379 IssueFeatureNormalSupport dynamic memory new and delete03/02/2012 11:42 pm
378 IssueFeatureNormalSupport properties and assertions03/02/2012 11:42 pm
421 IssueFeatureNormalAdd an option for a custom header commentJeremy Bennett11/17/2011 09:02 am
380 IssueFeatureNormalSupport of VHDL93Sebastien Van Cauwenberghe08/10/2011 06:49 am
365 IssueAssignedNormalbidrectional arrays not supported as module ports07/21/2011 11:33 am
366 IssueAssignedNormalUnsupported sensitivity of arrayed variables07/21/2011 11:31 am
337 IssueFeatureNormalCompile Issue with Large Design with Large I/O BuswidthWilson Snyder03/30/2011 11:22 am
63 IssueFeatureNormalFalse Signal unoptimizable: circular logic warning10/25/2010 08:07 pm
285 IssueFeatureLowVerilator lint misses bogusly-typed assignment and generates invalid C++Wilson Snyder09/26/2010 11:15 am
234 IssueFeatureNormalSupport time and `timescales04/07/2010 01:27 pm
235 IssueFeatureNormalSupport fork-joins and time delays04/07/2010 01:27 pm
236 IssueFeatureNormalSupport real event loop04/07/2010 01:26 pm
225 IssueFeatureNormalhierarchical compilation of designs for scalability03/17/2010 08:14 pm
102 IssueFeatureNormalSupport "interface" and "endinterface" keywordsByron Bradley02/04/2010 11:16 am
207 IssueFeatureNormalSupport assignment between packed arrays with different dimensionsByron Bradley01/19/2010 08:43 pm
50 IssueFeatureNormalClock gating support?10/28/2009 01:51 pm

« Previous 1 2 (26-49/49) | Per page: 25, 100, 250

Also available in: Atom CSV