[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
170IssueClosedNormalSupport assignment of slices of multidimensional arraysByron Bradley02/07/2010 12:37 pm
171IssueClosedNormalSupport multi-dimensional arrays as inputs/outputsByron Bradley02/07/2010 12:37 pm
172IssueClosedNormalSupport signal declarations in loop initialisersByron Bradley02/07/2010 12:38 pm
173IssueClosedNormalSupport enumsWilson Snyder02/07/2010 12:40 pm
174IssueClosedNormalAdd support for typedefWilson Snyder02/07/2010 12:41 pm
175IssueClosedNormalSupport the increment operator in for loopsByron Bradley02/07/2010 12:41 pm
176IssueClosedNormalInternal error with packed arraysWilson Snyder11/05/2009 02:59 pm
178IssueClosedNormalDivision >64-bits fails on a 32-bit buildWilson Snyder02/07/2010 12:41 pm
179IssueClosedNormalMake parentheses around a single module parameter optionalByron Bradley02/07/2010 12:41 pm
181IssueClosedNormalSupport struct and unionWilson Snyder07/31/2012 10:53 pm
184PatchClosedNormalPatch to support MinGW compilationWilson Snyder02/07/2010 12:41 pm
185IssueClosedNormalFAQ example for wave dumping has probably wrong include Wilson Snyder02/07/2010 12:41 pm
193IssueClosedNormalSupport install to non-standard locationWilson Snyder02/07/2010 12:41 pm
196IssueClosedNormalImplicit Vars aren't always created under PinsWilson Snyder02/07/2010 12:41 pm
197PatchClosedNormalCompile errors in verilatedimp.h with STLPort 5.1.3 and RHEL4Wilson Snyder12/11/2009 12:00 pm
199IssueClosedNormalTwo signals can't have the same enumWilson Snyder01/07/2010 12:08 am
201IssueClosedNormalSupport implicit signals in both branches of a generate(if..else)Wilson Snyder02/07/2010 12:41 pm
204IssueClosedNormalbuild fail w/ cygwin 2.674 and gcc 4.3.4Wilson Snyder02/07/2010 12:42 pm
205PatchClosedNormalSignal declarations in for loops don't work everywhereByron Bradley02/07/2010 12:42 pm
206IssueClosedNormalSupport multi-dimensional packed arrays of wiresWilson Snyder01/25/2010 12:52 pm
208IssueClosedNormalSignals in a concatenation on the LHS aren't created implicitlyByron Bradley01/20/2010 12:35 am
209IssueClosedNormalCompiling verilated code with MSVCWilson Snyder02/07/2010 12:42 pm
210IssueClosedNormalInternal error caused by signals declared and initialized together inside a blockWilson Snyder02/07/2010 12:42 pm
211IssueWillNotFixNormalHierarchial defparams not workingWilson Snyder01/22/2010 10:54 am
212IssueClosedNormalUsing the CXX environment variable to choose a compilerWilson Snyder01/22/2010 12:35 pm

1 2 3 4 5 ... 10 (51-75/248) Per page: 25, 100, 250

Also available in: Atom CSV PDF