[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
650 IssueNewNormal"make test" runs out of processes05/23/2013 02:42 pm
421 IssueFeatureNormalAdd an option for a custom header commentJeremy Bennett11/17/2011 09:02 am
646 IssueAskedReporterNormalAsignments of arithmetic operations embedded in a concatenation cause wrong conditional paths to be taken05/19/2013 02:00 pm
509 IssueAssignedLowBetter error when illegal bit select of array05/10/2012 07:14 am
613 IssueFeatureNormalBetter gated clock support04/09/2013 02:53 pm
365 IssueAssignedNormalbidrectional arrays not supported as module ports07/21/2011 11:33 am
364 IssueAssignedLowblocking & non-blocking assigns -- verilator issues error when no logical conflict existsWilson Snyder04/15/2012 08:28 pm
392 IssueFeatureNormalCan't unroll generate for with complicated incrementer/init/testWilson Snyder02/22/2013 10:01 pm
50 IssueFeatureNormalClock gating support?10/28/2009 01:51 pm
620 IssueAssignedNormalComparison against x and z leads to verilator crashWilson Snyder02/21/2013 11:50 am
337 IssueFeatureNormalCompile Issue with Large Design with Large I/O BuswidthWilson Snyder03/30/2011 11:22 am
517 IssueFeatureNormalConstant expression in generated block index not recognized10/08/2012 04:11 pm
651 IssueNewNormalDifferent versions of GCC cause Verilator generated models to succeed or fail05/23/2013 02:55 pm
385 IssueFeatureLowDpi exported tasks with array inputs don't compile.Wilson Snyder07/15/2012 03:19 pm
621 IssueFeatureNormalEnable duplicate gate elimination in ~3.848.02/21/2013 01:18 am
648 IssueAssignedNormalError-BLKANDNBLK with nested modules in generate block05/22/2013 02:41 am
63 IssueFeatureNormalFalse Signal unoptimizable: circular logic warning10/25/2010 08:07 pm
576 IssueFeatureNormalgenerate/endgenerate should not be optional in Verilog 200111/14/2012 01:38 am
225 IssueFeatureNormalhierarchical compilation of designs for scalability03/17/2010 08:14 pm
533 IssueAssignedLowMissing width warning when part of a bus is compared07/20/2012 03:27 pm
629 IssueFeatureLowNon-vector timing loop warning03/16/2013 12:33 am
622 IssueAskedReporterNormalPublic signal driven by C++ not propagating as expected02/23/2013 08:36 pm
102 IssueFeatureNormalSupport "interface" and "endinterface" keywordsByron Bradley02/04/2010 11:16 am
376 IssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
476 IssueFeatureLowSupport && inside sensitivity list04/03/2012 10:15 pm
355 IssueFeatureNormalSupport '{...}08/12/2012 07:14 pm
207 IssueFeatureNormalSupport assignment between packed arrays with different dimensionsByron Bradley01/19/2010 08:43 pm
544 IssueFeatureNormalSupport associative arrays08/10/2012 11:57 pm
377 IssueFeatureNormalSupport classes and methods03/02/2012 11:42 pm
379 IssueFeatureNormalSupport dynamic memory new and delete03/02/2012 11:42 pm
460 IssueFeatureNormalSupport enumeration type methods03/21/2012 12:38 am
528 IssueFeatureNormalSupport for reserved words weak0 and weak111/03/2012 12:04 pm
649 IssueFeatureNormalsupport for streaming operators05/22/2013 12:31 am
235 IssueFeatureNormalSupport fork-joins and time delays04/07/2010 01:27 pm
380 IssueFeatureNormalSupport of VHDL93Sebastien Van Cauwenberghe08/10/2011 06:49 am
467 IssueFeatureLowSupport old format $display ($time, "...")04/24/2012 07:21 pm
468 IssueFeatureLowSupport primitive instantiations04/25/2012 12:43 am
378 IssueFeatureNormalSupport properties and assertions03/02/2012 11:42 pm
545 IssueFeatureNormalSupport queues08/09/2012 01:58 am
236 IssueFeatureNormalSupport real event loop04/07/2010 01:26 pm
593 IssueFeatureLowSupport running make and creating top C file01/15/2013 12:20 pm
487 IssueAssignedNormalSupport short-circuiting of bitswise AND and ORJeremy Bennett11/14/2012 08:06 pm
546 IssueAssignedNormalSupport static inside task08/10/2012 11:42 pm
506 IssueFeatureNormalSupport SystemVerilog string initializations 05/05/2012 03:39 pm
234 IssueFeatureNormalSupport time and `timescales04/07/2010 01:27 pm
466 IssueFeatureNormalSupport wires with array declarations03/23/2012 12:51 pm
493 IssueFeatureLowsuppress useless width warning on string parameter comparisons04/26/2012 08:24 pm
366 IssueAssignedNormalUnsupported sensitivity of arrayed variables07/21/2011 11:31 am
496 IssueFeatureLowUnsupported: tristate construct: ASSIGNDLY04/26/2012 11:14 pm
449 IssueAssignedNormalUsing public accessor tasks/functions to read and write registers causes BLKANDNBLK errorWilson Snyder03/07/2012 02:09 pm
485 IssueFeatureLowverilator does not detect if block name is used twice04/19/2012 09:46 pm
408 IssueAssignedLowverilator generates incorrect C++ code when genvar is used incorrectly03/10/2012 07:09 am
285 IssueFeatureLowVerilator lint misses bogusly-typed assignment and generates invalid C++Wilson Snyder09/26/2010 11:15 am
645 IssueResolvedNormalVL_INW and VL_OUTW macros require 4 arguments, but only 3 givenWilson Snyder05/21/2013 11:52 pm

(1-54/54) | Per page: 25, 100, 250

Also available in: Atom CSV