Home
News
Activity
About/Contact
Major Tools
Dinotrace
Verilator
Verilog-mode
Verilog-Perl
Other Tools
BugVise
CovVise
Gspice
IPC::Locker
Rsvn
Schedule::Load
SVN::S4
Synopsys-modes
SystemPerl
Verilog-Pli
Voneline
Vregs
General Info
Book Tips
Papers
Sign in
Register
Search
:
Verilator
Intro
Download
Faq
Docs
Email
Activity
News
Issues
Wiki
Forums
Issues
View all issues
Summary
Issues
If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters
Status
open
is
is not
closed
all
New
Feature
AskedReporter
Assigned
Resolved
Feedback
Closed
Rejected
Tracker
is
is not
Issue
Patch
Priority
is
is not
Low
Normal
High
Urgent
Assigned to
is
is not
none
all
Auto Update Daemon
Byron Bradley
Lane Brooks
Wilson Snyder
Author
is
is not
Auto Update Daemon
Byron Bradley
Lane Brooks
Wilson Snyder
Category
is
is not
none
all
Configure/Make/Compiling
Documentation
Invoking/Options
Lint
Parser
TranslationError
Unsupported
Usage
WrongRuntimeResult
Subject
contains
doesn't contain
Created
less than days ago
more than days ago
days ago
today
this week
days
Updated
less than days ago
more than days ago
days ago
today
this week
days
Start
in less than
in more than
in
today
this week
less than days ago
more than days ago
days ago
days
Due date
in less than
in more than
in
today
this week
less than days ago
more than days ago
days ago
days
Estimated time
is
>=
<=
none
all
% Done
is
>=
<=
none
all
Add filter
:
Tracker
Priority
Assigned to
Author
Category
Subject
Created
Updated
Start
Due date
Estimated time
% Done
Options
Columns
Project
Parent task
Author
Category
Target version
Start
Due date
Estimated time
% Done
Created
Tracker
Status
Priority
Subject
Assigned to
Updated
Group results by
Project
Tracker
Status
Priority
Assigned to
Category
Target version
% Done
Apply
Clear
#
Tracker
Status
Priority
Subject
Assigned to
Updated
280
Issue
Resolved
Normal
Can't trace signals with leading underscores.
Wilson Snyder
08/29/2010 11:29 pm
265
Issue
AskedReporter
Normal
Problem with clocks after commit e57d0047184
Wilson Snyder
07/12/2010 02:34 pm
254
Issue
AskedReporter
Normal
Read/Write Without Port Definition
05/24/2010 02:16 pm
236
Issue
Feature
Normal
Support real event loop
04/07/2010 01:26 pm
235
Issue
Feature
Normal
Support fork-joins and time delays
04/07/2010 01:27 pm
234
Issue
Feature
Normal
Support time and `timescales
04/07/2010 01:27 pm
233
Issue
Feature
Normal
Support real numbers
04/07/2010 01:28 pm
227
Issue
Assigned
Normal
Bitwise reductions on signals with >1 packed dimension generates incorrect code
Byron Bradley
04/22/2010 01:41 pm
225
Issue
Feature
Normal
hierarchical compilation of designs for scalability
03/17/2010 08:14 pm
207
Issue
Feature
Normal
Support assignment between packed arrays with different dimensions
Byron Bradley
01/19/2010 08:43 pm
181
Issue
Feature
Normal
Support struct and union
Wilson Snyder
11/10/2009 09:42 pm
102
Issue
Feature
Normal
Support "interface" and "endinterface" keywords
Byron Bradley
02/04/2010 11:16 am
63
Issue
New
Normal
False Signal unoptimizable: circular logic warning
01/30/2009 05:33 pm
58
Issue
Assigned
Normal
Use of // verilator public with inout causes error
Lane Brooks
01/26/2009 06:22 pm
56
Issue
Assigned
Normal
Inout signals within modules don't propogate correctly.
Lane Brooks
01/23/2009 09:05 pm
55
Issue
Assigned
Normal
Tristate: Tracing an inout signal is broken
Lane Brooks
01/22/2009 08:39 pm
54
Issue
Assigned
Low
Tristates break when a child modules does has no driver
Lane Brooks
10/28/2009 01:52 pm
51
Issue
Assigned
Normal
Mixing tristate and low-Z drivers. Error Msg unclear.
Lane Brooks
10/28/2009 01:52 pm
50
Issue
Feature
Normal
Clock gating support?
10/28/2009 01:51 pm
(1-19/19) | Per page:
25
,
100
, 250
Also available in:
Atom
CSV
PDF
Loading...