[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Book Tips
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters
:

Apply Clear

Toggle_check # Tracker Status Priority Subject Assigned to Updated
280 IssueResolvedNormalCan't trace signals with leading underscores.Wilson Snyder08/29/2010 11:29 pm
265 IssueAskedReporterNormalProblem with clocks after commit e57d0047184Wilson Snyder07/12/2010 02:34 pm
254 IssueAskedReporterNormalRead/Write Without Port Definition05/24/2010 02:16 pm
236 IssueFeatureNormalSupport real event loop04/07/2010 01:26 pm
235 IssueFeatureNormalSupport fork-joins and time delays04/07/2010 01:27 pm
234 IssueFeatureNormalSupport time and `timescales04/07/2010 01:27 pm
233 IssueFeatureNormalSupport real numbers04/07/2010 01:28 pm
227 IssueAssignedNormalBitwise reductions on signals with >1 packed dimension generates incorrect codeByron Bradley04/22/2010 01:41 pm
225 IssueFeatureNormalhierarchical compilation of designs for scalability03/17/2010 08:14 pm
207 IssueFeatureNormalSupport assignment between packed arrays with different dimensionsByron Bradley01/19/2010 08:43 pm
181 IssueFeatureNormalSupport struct and unionWilson Snyder11/10/2009 09:42 pm
102 IssueFeatureNormalSupport "interface" and "endinterface" keywordsByron Bradley02/04/2010 11:16 am
63 IssueNewNormalFalse Signal unoptimizable: circular logic warning01/30/2009 05:33 pm
58 IssueAssignedNormalUse of // verilator public with inout causes errorLane Brooks01/26/2009 06:22 pm
56 IssueAssignedNormalInout signals within modules don't propogate correctly.Lane Brooks01/23/2009 09:05 pm
55 IssueAssignedNormalTristate: Tracing an inout signal is brokenLane Brooks01/22/2009 08:39 pm
54 IssueAssignedLowTristates break when a child modules does has no driverLane Brooks10/28/2009 01:52 pm
51 IssueAssignedNormalMixing tristate and low-Z drivers. Error Msg unclear.Lane Brooks10/28/2009 01:52 pm
50 IssueFeatureNormalClock gating support?10/28/2009 01:51 pm

(1-19/19) | Per page: 25, 100, 250

Also available in: Atom CSV PDF