[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
645 IssueAskedReporterNormalVL_INW and VL_OUTW macros require 4 arguments, but only 3 givenWilson Snyder05/18/2013 12:03 am
622 IssueAskedReporterNormalPublic signal driven by C++ not propagating as expected02/23/2013 08:36 pm
621 IssueFeatureNormalEnable duplicate gate elimination in ~3.848.02/21/2013 01:18 am
620 IssueAssignedNormalComparison against x and z leads to verilator crashWilson Snyder02/21/2013 11:50 am
613 IssueFeatureNormalBetter gated clock support04/09/2013 02:53 pm
576 IssueFeatureNormalgenerate/endgenerate should not be optional in Verilog 200111/14/2012 01:38 am
546 IssueAssignedNormalSupport static inside task08/10/2012 11:42 pm
545 IssueFeatureNormalSupport queues08/09/2012 01:58 am
544 IssueFeatureNormalSupport associative arrays08/10/2012 11:57 pm
528 IssueFeatureNormalSupport for reserved words weak0 and weak111/03/2012 12:04 pm
517 IssueFeatureNormalConstant expression in generated block index not recognized10/08/2012 04:11 pm
506 IssueFeatureNormalSupport SystemVerilog string initializations 05/05/2012 03:39 pm
487 IssueAssignedNormalSupport short-circuiting of bitswise AND and ORJeremy Bennett11/14/2012 08:06 pm
466 IssueFeatureNormalSupport wires with array declarations03/23/2012 12:51 pm
460 IssueFeatureNormalSupport enumeration type methods03/21/2012 12:38 am
449 IssueAssignedNormalUsing public accessor tasks/functions to read and write registers causes BLKANDNBLK errorWilson Snyder03/07/2012 02:09 pm
421 IssueFeatureNormalAdd an option for a custom header commentJeremy Bennett11/17/2011 09:02 am
392 IssueFeatureNormalCan't unroll generate for with complicated incrementer/init/testWilson Snyder02/22/2013 10:01 pm
380 IssueFeatureNormalSupport of VHDL93Sebastien Van Cauwenberghe08/10/2011 06:49 am
379 IssueFeatureNormalSupport dynamic memory new and delete03/02/2012 11:42 pm
378 IssueFeatureNormalSupport properties and assertions03/02/2012 11:42 pm
377 IssueFeatureNormalSupport classes and methods03/02/2012 11:42 pm
376 IssueFeatureNormalSupport "parameter type"04/08/2012 10:02 pm
366 IssueAssignedNormalUnsupported sensitivity of arrayed variables07/21/2011 11:31 am
365 IssueAssignedNormalbidrectional arrays not supported as module ports07/21/2011 11:33 am

1 2 Next ยป (1-25/49) | Per page: 25, 100, 250

Also available in: Atom CSV