[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Using AUTOs

Help on using AUTO features

Subject Author Created Replies Last message
Indentation problems after `ovm_do_with macro Wkong Zhu 02/06/2012 03:21 am 1 Added by Wilson Snyder 4 days ago
RE: Indentation problems after `ovm_do_with macro
Allowing auto-output to propagate up even though it's used internally Venks I 02/04/2012 09:38 pm 1 Added by Wilson Snyder 6 days ago
RE: Allowing auto-output to propagate up even though it's...
question about verilog-before-auto-hook and folding mode David Rogoff 12/01/2011 11:54 pm 9 Added by David Rogoff about 1 month ago
RE: question about verilog-before-auto-hook and folding mode
Using vl-dir direction control Yervant Dermenjian 11/02/2011 06:01 pm 0
Embedding comments in parameter lists Ray Stevens 10/28/2011 04:48 pm 3 Added by Wilson Snyder 3 months ago
RE: Embedding comments in parameter lists
Using UPCASE with "substring vl-cell-name" Sandip Das 10/18/2011 12:31 am 1 Added by Wilson Snyder 4 months ago
RE: Using UPCASE with "substring vl-cell-name"
Wrong number of arguments error when using AUTOS Ryan Olivastri 10/13/2011 03:37 pm 3 Added by Wilson Snyder 4 months ago
RE: Wrong number of arguments error when using AUTOS
Calling nth element from an array in AUTO_TEMPLATE Sandip Das 10/12/2011 01:46 am 4 Added by Sandip Das 4 months ago
RE: Calling nth element from an array in AUTO_TEMPLATE
Inject endcomments after a block (e.g. endfunction, endtask, endmodule, `endif) Brian Cassell 10/06/2011 07:31 pm 1 Added by Wilson Snyder 4 months ago
RE: Inject endcomments after a block (e.g. endfunction, e...
parameters in signal width definitions question David Rogoff 09/16/2011 07:14 pm 4 Added by Wilson Snyder 5 months ago
RE: parameters in signal width definitions question
Save variables from AUTO TEMPLATE and pass it to another script Kartik Raju 09/21/2011 11:54 pm 1 Added by Wilson Snyder 5 months ago
RE: Save variables from AUTO TEMPLATE and pass it to anot...
questions/problems with -batch AUTO updates David Rogoff 09/02/2011 04:34 am 2 Added by David Rogoff 5 months ago
RE: questions/problems with -batch AUTO updates
AUTOLOGIC / AUTOREGINPUT questions David Rogoff 08/23/2011 07:03 pm 1 Added by Wilson Snyder 6 months ago
RE: AUTOLOGIC / AUTOREGINPUT questions
AUTOINST with naming convention that indicates input or output signals Wilson Snyder 05/10/2011 06:32 am 1 Added by Wilson Snyder 9 months ago
RE: AUTOINST with naming convention that indicates input ...
instantiate modules in same file sathi perumal 05/05/2011 12:17 am 2 Added by sathi perumal 9 months ago
RE: instantiate modules in same file
AUTOLOGIC? Alex Solomatnikov 03/08/2011 01:42 am 8 Added by Alex Solomatnikov 10 months ago
RE: AUTOLOGIC?
Can I use /*AUTOINST*/ to instantiate a VHDL model? Ensoul Chi 02/17/2011 12:50 am 1 Added by Wilson Snyder 12 months ago
RE: Can I use /*AUTOINST*/ to instantiate a VHDL model?
AUTO_TEMPLATE multiple RegEx matches Karthikeyan Avudaiyappan 02/01/2011 06:47 pm 1 Added by Wilson Snyder about 1 year ago
RE: AUTO_TEMPLATE multiple RegEx matches
regexp on @ in Auto template Amir peleg 12/28/2010 10:20 am 4 Added by Wilson Snyder about 1 year ago
RE: regexp on @ in Auto template
AUTO_TEMPLATE - upcase char that grabbed from instance name Amir peleg 11/24/2010 09:06 am 1 Added by Wilson Snyder about 1 year ago
RE: AUTO_TEMPLATE - upcase char that grabbed from instan...
Is there a way to keep pins original order when using AOUTINST? MOMI TAL 11/15/2010 09:32 am 1 Added by Wilson Snyder about 1 year ago
RE: Is there a way to keep pins original order when using...
AUTOINSERTPERL does not work P Jay 11/05/2010 01:27 am 3 Added by Wilson Snyder over 1 year ago
RE: AUTOINSERTPERL does not work
AUTOINST and SystemVerilog interfaces Luis Gutierrez 07/19/2010 02:49 pm 1 Added by Wilson Snyder over 1 year ago
RE: AUTOINST and SystemVerilog interfaces
verilog-load-file-at-point David Rogoff 04/18/2010 02:28 am 0
Can't locate lower_cell_1 module definition. Doesn't work with 599 & 604 revisions. C Anonymous 04/13/2010 06:18 pm 2 Added by C Anonymous almost 2 years ago
RE: Can't locate lower_cell_1 module definition. Doesn't ...

1 2 Next » (1-25/30) | Per page: 25, 100, 250

Also available in: Atom