[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
332 IssueNewNormalCalculated parameters in port widthsWilson Snyder05/31/2012 01:51 pm
330 IssueNewNormalIdentation after always* construct inside named blockMichael McNamara03/09/2011 02:59 am
597 IssueAssignedNormalProblem with verilog-typedef-regexpWilson Snyder12/31/2012 01:35 pm
320 IssueAssignedNormalInterface port connection using .* is wrong (?)Wilson Snyder01/27/2011 09:56 pm
637 IssueClosedNormalArray ports are not handled properly by AUTOINSTWilson Snyder04/30/2013 12:57 pm
612 IssueClosedHighconfused using AUTO_TEMPLATE with regexp for instance name and pin nameWilson Snyder02/04/2013 07:32 pm
594 IssueClosedHighBug report: macro parsing hangWilson Snyder12/21/2012 03:12 pm
590 IssueClosedNormalAUTORESET improperly tries to initialize arrays12/17/2012 04:06 pm
565 IssueClosedNormalAdding parameters to module causes first interface to disappear in AUTOINSTWilson Snyder10/08/2012 09:19 pm
558 IssueClosedNormalRegular Expression Grouping in AUTOINOUTMODULE functionsWilson Snyder09/06/2012 01:23 pm
540 IssueClosedNormalAUTOINSTing an interface create illegal codeWilson Snyder08/21/2012 12:27 am
539 IssueClosedHighAUTOs for wrapping a module around an interfaceWilson Snyder08/19/2012 11:33 pm
529 PatchClosedNormalAdd batch mode for verilog-delete-trailing-whitespaceWilson Snyder07/15/2012 03:44 pm
522 IssueClosedNormalExpand $clog2 in AUTOINST param port widthsWilson Snyder05/31/2012 03:23 pm
445 IssueClosedNormalAUTOINST uses the wrong AUTO_TEMPLATEWilson Snyder02/29/2012 12:50 pm
438 IssueClosedNormalsupply1, supply0 variables get wrongly autoexpanded as input ports with /*AUTOREG*/Wilson Snyder02/13/2012 01:26 pm
429 PatchClosedNormalRemove interfaced ports from auto-inst of interfacesWilson Snyder01/12/2012 04:31 pm
411 IssueClosedNormalStrange behavior with AUTOINPUT/AUTOOUTPUTWilson Snyder11/29/2011 02:01 pm
383 IssueClosedNormalCommented Instantiation text kills AUTOINSTWilson Snyder08/24/2011 06:44 pm
381 IssueClosedNormalAUTORESET adds resets for variables that are out of scopeWilson Snyder09/13/2011 02:17 pm
375 IssueClosedNormalrepeated invocations of verilog-auto produce different resultsWilson Snyder11/29/2011 02:02 pm
373 IssueClosedNormalAUTO problems with ports of type array of structuresWilson Snyder08/09/2011 11:32 pm
371 IssueClosedNormalAdd variable to automatically "delete-trailing-whitespace" after updating AUTOsWilson Snyder07/21/2011 02:22 pm
360 IssueClosedLowOpening comment inside string breaks verilog-modeWilson Snyder06/28/2011 04:11 pm
358 IssueClosedNormalverilog-auto-inst variable to control sorting ports in AUTOINSTWilson Snyder06/17/2011 03:28 pm

1 2 3 Next ยป (1-25/53) | Per page: 25, 100, 250

Also available in: Atom CSV