[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
250 IssueClosedNormal%Error: Stack overflow in regexp matcher Wilson Snyder04/30/2010 01:27 pm
245 IssueClosedNormal.PORT System Verilog autoinst namingWilson Snyder04/20/2010 02:40 pm
74 IssueWillNotFixLow/*AUTOWIRE*/ of undriven inputsWilson Snyder04/02/2009 09:45 pm
269 PatchClosedNormalA patch to add verilog-auto-tieoff-ignore-regexpWilson Snyder07/15/2010 11:08 am
529 PatchClosedNormalAdd batch mode for verilog-delete-trailing-whitespaceWilson Snyder07/15/2012 03:44 pm
371 IssueClosedNormalAdd variable to automatically "delete-trailing-whitespace" after updating AUTOsWilson Snyder07/21/2011 02:22 pm
565 IssueClosedNormalAdding parameters to module causes first interface to disappear in AUTOINSTWilson Snyder10/08/2012 09:19 pm
637 IssueClosedNormalArray ports are not handled properly by AUTOINSTWilson Snyder04/30/2013 12:57 pm
373 IssueClosedNormalAUTO problems with ports of type array of structuresWilson Snyder08/09/2011 11:32 pm
353 IssueClosedNormalAUTOARG and SV typedef as portWilson Snyder05/17/2011 10:55 am
302 IssueClosedNormalAUTOINST and AUTOINSTPARAM problemWilson Snyder11/30/2010 09:54 am
270 IssueClosedNormalAUTOINST and SystemVerilog interfacesWilson Snyder08/18/2010 02:19 pm
640 IssueWillNotFixNormalAUTOINST truncates inputs with array instantiation and wide inputs05/01/2013 05:23 pm
445 IssueClosedNormalAUTOINST uses the wrong AUTO_TEMPLATEWilson Snyder02/29/2012 12:50 pm
540 IssueClosedNormalAUTOINSTing an interface create illegal codeWilson Snyder08/21/2012 12:27 am
338 IssueClosedNormalAUTOLOGIC and AUTOBITWilson Snyder04/12/2011 07:27 pm
381 IssueClosedNormalAUTORESET adds resets for variables that are out of scopeWilson Snyder09/13/2011 02:17 pm
590 IssueClosedNormalAUTORESET improperly tries to initialize arrays12/17/2012 04:06 pm
294 IssueClosedNormalAUTOS does not support array of signalsWilson Snyder10/22/2010 02:40 am
539 IssueClosedHighAUTOs for wrapping a module around an interfaceWilson Snyder08/19/2012 11:33 pm
295 IssueClosedNormalAUTOWIRE does not declare wire for AUTOINST output when interface has same nameWilson Snyder10/20/2010 02:04 pm
317 IssueClosedNormalAUTOWIRE does not support package_import_declaration before module port listWilson Snyder01/19/2011 05:41 pm
195 IssueClosedNormalAUTOWIRE does not work with types declared in a package (SystemVerilog)Wilson Snyder04/20/2010 02:40 pm
356 IssueClosedNormalAUTO_LISP not evaluating correctlyWilson Snyder11/29/2011 02:18 pm
594 IssueClosedHighBug report: macro parsing hangWilson Snyder12/21/2012 03:12 pm

1 2 3 Next ยป (1-25/53) | Per page: 25, 100, 250

Also available in: Atom CSV