[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

Toggle_check # Tracker Status Priority Subject Assignee Updated
647 IssueNewNormalverilog-read-defines issue with multiline comments05/21/2013 07:24 pm
636 IssueNewNormalSV Interface indentation issue in module ports04/11/2013 02:12 pm
626 IssueNewHighproblem/question for AUTOLOGIC of array with different elements going to different instances03/03/2013 08:13 pm
597 IssueAssignedNormalProblem with verilog-typedef-regexpWilson Snyder12/31/2012 01:35 pm
585 PatchNewNormalProblem with verilog-pretty-declarations function and parameter/localparam keywords, fix in attachmentWilson Snyder11/30/2012 01:03 pm
579 IssueNewNormalCreating top-level ports for unsed sub-module ports.11/15/2012 07:37 pm
562 IssueFeatureNormalbus width alignment05/22/2013 02:11 am
560 IssueNewNormalIndentation following SV randomize command is incorrect09/07/2012 02:37 pm
559 IssueNewNormalNested ifdef with generate indentation bugMichael McNamara09/06/2012 09:59 pm
557 IssueNewNormalIndentation is wrong after "DPI-C" imports for context08/31/2012 06:08 pm
556 IssueNewHighreplication breaks alignment08/27/2012 09:46 pm
549 IssueNewNormalverilog-in-slash-comment-p doesn't return trueMichael McNamara08/15/2012 01:37 am
447 IssueAssignedNormalverilog-pretty-expr doesn't work in latest versionMichael McNamara03/07/2012 12:23 am
439 IssueAssignedNormalIndentation problems after `ovm_do_with macroWilson Snyder02/09/2012 12:49 pm
437 IssueNewNormalIndentation of continued assignment incorrect if first line ends with ']'02/03/2012 02:38 pm
435 IssueNewNormalIndenting comments on declarations in v73603/30/2012 09:57 am
433 IssueNewNormalindenting for some forms of SystemVerilog constraints is wrong/odd02/21/2013 12:27 pm
430 IssueNewNormalIncorrect indentation in Verilog Mode v736Michael McNamara02/23/2012 05:27 pm
427 IssueNewNormalalignment in always @(*) blocks behaves strangelyMichael McNamara01/02/2012 05:05 pm
386 IssueNewNormalIndenting of user-defined data types02/06/2012 01:08 am
372 IssueFeatureLowFeature request - add syntax highlighting to C pre-processor directivesMichael McNamara08/25/2011 08:52 pm
336 IssueAssignedNormalIncredibly slow IndentingMichael McNamara12/12/2012 08:20 pm
332 IssueNewNormalCalculated parameters in port widthsWilson Snyder05/31/2012 01:51 pm
330 IssueNewNormalIdentation after always* construct inside named blockMichael McNamara03/09/2011 02:59 am
324 IssueAssignedNormalverilog-mode constraint indentation is not correctMichael McNamara02/04/2011 01:52 pm
320 IssueAssignedNormalInterface port connection using .* is wrong (?)Wilson Snyder01/27/2011 09:56 pm
308 IssueFeatureNormalIndenting/Highlighting user defined typesMichael McNamara02/21/2011 02:21 am
286 IssueNewLowIdentation of classes inside package in SystemVerilogMichael McNamara09/27/2010 07:41 am
279 IssueAssignedNormalSystemVerilog Constraint auto-indentationMichael McNamara12/02/2010 02:53 pm
271 IssueNewNormalIndentation issues with doxygen commentsMichael McNamara03/30/2012 09:57 am
104 IssueFeedbackNormalIndentation failures in v528Michael McNamara12/15/2011 06:50 pm

(1-31/31) | Per page: 25, 100, 250

Also available in: Atom CSV