Verilog-Perl

01/12/2012

12:10 am Issue #428 (Rejected): Syntax error when "break" is used as block identifier for disable statement

break is a SystemVerilog keyword. Fix the code, or use the --language or related options to say you want only Verilo... Wilson Snyder