Home
News
Activity
About/Contact
Major Tools
Dinotrace
Verilator
Verilog-mode
Verilog-Perl
Other Tools
BugVise
CovVise
Force-Gate-Sim
Gspice
IPC::Locker
Rsvn
Schedule::Load
SVN::S4
Synopsys-modes
SystemPerl
Verilog-Pli
Voneline
Vregs
General Info
Papers
Sign in
Register
Search
:
Veripool
MOMI TAL
Email: Must_Login
Registered on: 11/15/2010
Last connection: 11/15/2010
Activity
Reported issues: 0
11/15/2010
09:32 am
Verilog-mode
Using AUTOs: Is there a way to keep pins original order when using AOUTINST?
Instead of arrainging the pins in //input and //output sections.
Thanks,
Momi
Also available in:
Atom
Loading...