[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  Schedule::Load
  SVN::S4
  Synopsys-modes
  SystemPerl
  Verilog-Pli
  Voneline
  Vregs
General Info
  Papers

Karthikeyan Avudaiyappan

  • Email: Must_Login
  • Registered on: 01/31/2011
  • Last connection: 02/01/2011

Activity

Reported issues: 1

02/01/2011

06:47 pm Verilog-mode Using AUTOs: AUTO_TEMPLATE multiple RegEx matches
...

01/31/2011

01:13 am Verilog-mode Issue #322: Multiple RegEx matches in Instance Name as part of AUTO_TEMPLATE
Somehow "AT" sign is not appearing in my report. I meant AT[1], where it appears [1].
01:12 am Verilog-mode Issue #322 (Closed): Multiple RegEx matches in Instance Name as part of AUTO_TEMPLATE
Hello:
This is not an issue, but a question or RFE.
Regarding your description below: When using multiple lay...

Also available in: Atom