[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  SystemPerl
  Voneline
  WFH
General Info
  Papers

Amin Firoozshahian

  • Email: Must_Login
  • Registered on: 04/22/2011
  • Last connection: 05/12/2011

Activity

Reported issues: 2

05/12/2011

05:10 pm Verilator Issue #350 (WillNotFix): Width mismatch warnings
It seems that when assigning constant expressions to a signal, Verilator expects the LSH to be as wide as the widest ...

05/10/2011

04:49 pm Verilator Issue #341: Verilator signal value evaluation problem?
Thank you so much for kindly looking at the problem. I'm already aware of the fact that using non-blocking assignment...

04/22/2011

05:18 pm Verilator Issue #341 (Closed): Verilator signal value evaluation problem?
In the following code, depending on whether you enable/disable either the display statement or dummy assignment, outp...

Also available in: Atom